mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-08 20:07:46 +09:00
hdmirx: fix hdcp2.2 cant work after resume issue [1/1]
PD#SWPL-3187 Problem: hdcp2.2 cant work after resume Solution: Update ESM hard reset handle Verify: Local Change-Id: If8e94db2c2882896b547410537652056bc902f47 Signed-off-by: yicheng shen <yicheng.shen@amlogic.com>
This commit is contained in:
committed by
Jianxin Pan
parent
f6db757b3b
commit
47966923ad
@@ -41,7 +41,7 @@
|
||||
*
|
||||
*
|
||||
*/
|
||||
#define RX_VER1 "ver.2018/11/20"
|
||||
#define RX_VER1 "ver.2018/12/13"
|
||||
/*
|
||||
*
|
||||
*
|
||||
|
||||
@@ -1683,7 +1683,12 @@ void hdcp22_clk_en(bool en)
|
||||
*/
|
||||
void hdmirx_hdcp22_esm_rst(void)
|
||||
{
|
||||
hdmirx_wr_top(TOP_SW_RESET, 0x100);
|
||||
/* For TL1,the sw_reset_hdcp22 bit is top reg 0x0,bit'12 */
|
||||
if (rx.chip_id == CHIP_ID_TL1)
|
||||
hdmirx_wr_top(TOP_SW_RESET, 0x1000);
|
||||
else
|
||||
/* For txlx and previous chips,the sw_reset_hdcp22 is bit'8 */
|
||||
hdmirx_wr_top(TOP_SW_RESET, 0x100);
|
||||
mdelay(1);
|
||||
hdmirx_wr_top(TOP_SW_RESET, 0x0);
|
||||
rx_pr("esm rst\n");
|
||||
|
||||
Reference in New Issue
Block a user