shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

net: phy: rk630phy: Remove unused code

Browse Source 
Now adjust the voltage through BGS, so don't need this part
of the code.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Change-Id: Ia915cd0b2a3ac96386f96aee6204e477c3188f2a
This commit is contained in:
David Wu
2022-03-18 17:19:50 +08:00
parent 259f76f849
commit 4b46408341
1 changed files with 0 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
drivers/net/phy/rk630phy.c
View File

@@ -126,8 +126,6 @@ static void rk630_phy_set_uaps(struct phy_device *phydev)
static int rk630_phy_config_init(struct phy_device *phydev)
{
u32 value;
phy_write(phydev, 0, phy_read(phydev, 0) & ~BIT(13));
/* Switch to page 1 */
@@ -151,22 +149,6 @@ static int rk630_phy_config_init(struct phy_device *phydev)
/* PHYAFE TRX optimization */
phy_write(phydev, REG_PAGE8_AFE_CTRL, 0x00bc);
/* Adjust tx level, bypass */
value = phy_read(phydev, 0x1d);
value |= BIT(11);
phy_write(phydev, 0x1d, value);
/* switch to page6 */
phy_write(phydev, REG_PAGE_SEL, 0x0600);
/* Enable tx level control */
value = phy_read(phydev, REG_PAGE6_ADC_ANONTROL);
value &= ~BIT(6);
phy_write(phydev, REG_PAGE6_ADC_ANONTROL, value);
/* Set tx level */
value = phy_read(phydev, REG_PAGE6_AFE_DRIVER2);
value &= ~GENMASK(15, 8);
value |= 0x121a;
phy_write(phydev, REG_PAGE6_AFE_DRIVER2, value);
/* Switch to page 0 */
phy_write(phydev, REG_PAGE_SEL, 0x0000);