shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity

cpufreq: rockchip: Implement rk3588_get_soc_info()

Browse Source 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I3b8972b88917b15bd24b0d79bf28c03b796a32dc
This commit is contained in:
Finley Xiao
2022-07-19 16:51:50 +08:00
committed by Tao Huang
parent 26fdfc8a3d
commit 4bb7f23f4a
1 changed files with 34 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

40
drivers/cpufreq/rockchip-cpufreq.c
View File

@@ -184,6 +184,35 @@ out:
return ret;
}
static int rk3588_get_soc_info(struct device *dev, struct device_node *np,
int *bin, int *process)
{
int ret = 0;
u8 value = 0;
if (!bin)
return 0;
if (of_property_match_string(np, "nvmem-cell-names",
"specification_serial_number") >= 0) {
ret = rockchip_nvmem_cell_read_u8(np,
"specification_serial_number",
&value);
if (ret) {
dev_err(dev,
"Failed to get specification_serial_number\n");
return ret;
}
/* RK3588M */
if (value == 0xd)
*bin = 1;
}
if (*bin < 0)
*bin = 0;
dev_info(dev, "bin=%d\n", *bin);
return ret;
}
static int rk3588_change_length(struct device *dev, struct device_node *np,
int bin, int process, int volt_sel)
{
@@ -326,6 +355,7 @@ static const struct rockchip_opp_data rk3399_cpu_opp_data = {
};
static const struct rockchip_opp_data rk3588_cpu_opp_data = {
.get_soc_info = rk3588_get_soc_info,
.set_soc_info = rk3588_set_soc_info,
.set_read_margin = rk3588_cpu_set_read_margin,
};
@@ -450,9 +480,8 @@ static int cpu_opp_helper(struct dev_pm_set_opp_data *data)
rockchip_set_read_margin(dev, opp_info, target_rm, true);
ret = clk_set_rate(clk, new_freq);
if (ret) {
dev_err(dev,
"%s: failed to set clk rate: %d\n", __func__,
ret);
dev_err(dev, "%s: failed to set clk rate: %lu %d\n",
__func__, new_freq, ret);
goto restore_rm;
}
/* Scaling down? Scale voltage after frequency */
@@ -468,9 +497,8 @@ static int cpu_opp_helper(struct dev_pm_set_opp_data *data)
rockchip_set_read_margin(dev, opp_info, target_rm, true);
ret = clk_set_rate(clk, new_freq);
if (ret) {
dev_err(dev,
"%s: failed to set clk rate: %d\n", __func__,
ret);
dev_err(dev, "%s: failed to set clk rate: %lu %d\n",
__func__, new_freq, ret);
goto restore_rm;
}
ret = rockchip_cpufreq_set_volt(dev, vdd_reg, new_supply_vdd,