shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

drm/rockchip: dw-hdmi: fix 3328/3228 phy bus width

Browse Source 
If HDMI output corlor mode is YCbCr422, the tmds clock is same
to YCbCr444 8bit, phy bus width should be set to 8.

Change-Id: I6e844e676a6315ae0cb88b0bd8456f0e27fa5e0c
Signed-off-by: Zheng Yang <zhengyang@rock-chips.com>
This commit is contained in:
Zheng Yang
2017-12-26 18:14:19 +08:00
committed by Algea Cao
parent 1e3a5d3035
commit 4e961b2be6
1 changed files with 10 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
View File

@@ -591,7 +591,7 @@ dw_hdmi_rockchip_encoder_atomic_check(struct drm_encoder *encoder,
{
struct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);
struct rockchip_hdmi *hdmi = to_rockchip_hdmi(encoder);
unsigned int colordepth, colorformat;
unsigned int colordepth, colorformat, bus_width;
dw_hdmi_rockchip_select_output(conn_state, crtc_state, hdmi,
&colorformat, &colordepth);
@@ -602,8 +602,7 @@ dw_hdmi_rockchip_encoder_atomic_check(struct drm_encoder *encoder,
s->bus_format = MEDIA_BUS_FMT_UYYVYY10_0_5X30;
else
s->bus_format = MEDIA_BUS_FMT_UYYVYY8_0_5X24;
if (hdmi->phy)
phy_set_bus_width(hdmi->phy, colordepth / 2);
bus_width = colordepth / 2;
} else {
s->output_mode = ROCKCHIP_OUT_MODE_AAAA;
if (colordepth > 8) {
@@ -619,9 +618,15 @@ dw_hdmi_rockchip_encoder_atomic_check(struct drm_encoder *encoder,
else
s->bus_format = MEDIA_BUS_FMT_RGB888_1X24;
}
if (hdmi->phy)
phy_set_bus_width(hdmi->phy, colordepth);
if (colorformat == DRM_HDMI_OUTPUT_YCBCR422)
bus_width = 8;
else
bus_width = colordepth;
}
if (hdmi->phy)
phy_set_bus_width(hdmi->phy, bus_width);
s->output_type = DRM_MODE_CONNECTOR_HDMIA;
s->output_if = VOP_OUTPUT_IF_HDMI0;