mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-07 19:30:30 +09:00
arm64: dts: rockchip: change dr_mode for rk3399 dwc3
The DesignWare USB3 integrated in rockchip SoCs is a configurable IP Core which can be instantiated as Dual-Role Device (DRD), Host Only (XHCI) and Peripheral Only configurations. For rk3399, it has two DWC3 controllers, we set DRD for DWC3_0 and Host only for DWC3_1 by default. Change-Id: Ia0063e04e48770d8d0ec7ec86cb621c5e9979fb9 Signed-off-by: Wu Liang feng <wulf@rock-chips.com> Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
This commit is contained in:
@@ -438,7 +438,7 @@
|
||||
compatible = "snps,dwc3";
|
||||
reg = <0x0 0xfe900000 0x0 0x100000>;
|
||||
interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH 0>;
|
||||
dr_mode = "otg";
|
||||
dr_mode = "host";
|
||||
phys = <&u2phy1_otg>, <&tcphy1_usb3>;
|
||||
phy-names = "usb2-phy", "usb3-phy";
|
||||
phy_type = "utmi_wide";
|
||||
|
||||
Reference in New Issue
Block a user