shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: add i2s_2ch_0 clk-trcm=<1> for rk3308

Browse Source 
rk3308 i2s_2ch_0 only have the tx_lrck pin, so must set
only tx_lrck is used as synchronous signal for TX and RX.

Signed-off-by: XiaoTan Luo <lxt@rock-chips.com>
Change-Id: Ic1a843f96950162ca10ad625dae4e238c9aabfd8
This commit is contained in:
XiaoTan Luo
2020-08-26 17:34:26 +08:00
committed by Tao Huang
parent 5959cb856d
commit 51b01e089a
7 changed files with 1 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm64/boot/dts/rockchip/rk3308-evb-amic-v10.dts
View File

@@ -40,7 +40,6 @@
&i2s_2ch_0 {
status = "okay";
#sound-dai-cells = <0>;
rockchip,clk-trcm = <1>;
};
&is31fl3236 {

1
arch/arm64/boot/dts/rockchip/rk3308-evb-amic-v11.dts
View File

@@ -40,7 +40,6 @@
&i2s_2ch_0 {
status = "okay";
#sound-dai-cells = <0>;
rockchip,clk-trcm = <1>;
};
&is31fl3236 {

1
arch/arm64/boot/dts/rockchip/rk3308-evb-dmic-i2s-v10.dts
View File

@@ -65,7 +65,6 @@
&i2s_2ch_0 {
status = "okay";
#sound-dai-cells = <0>;
rockchip,clk-trcm = <1>;
};
&i2s_8ch_0 {

1
arch/arm64/boot/dts/rockchip/rk3308-evb-dmic-i2s-v11.dts
View File

@@ -53,7 +53,6 @@
&i2s_2ch_0 {
status = "okay";
#sound-dai-cells = <0>;
rockchip,clk-trcm = <1>;
};
&i2s_8ch_0 {

1
arch/arm64/boot/dts/rockchip/rk3308-evb-dmic-pdm-v10.dts
View File

@@ -52,7 +52,6 @@
&i2s_2ch_0 {
status = "okay";
#sound-dai-cells = <0>;
rockchip,clk-trcm = <1>;
};
&pdm_8ch {

1
arch/arm64/boot/dts/rockchip/rk3308-evb-dmic-pdm-v11.dts
View File

@@ -56,7 +56,6 @@
&i2s_2ch_0 {
status = "okay";
#sound-dai-cells = <0>;
rockchip,clk-trcm = <1>;
};
&pdm_8ch {

1
arch/arm64/boot/dts/rockchip/rk3308.dtsi
View File

@@ -1074,6 +1074,7 @@
dma-names = "tx", "rx";
resets = <&cru SRST_I2S0_2CH_M>, <&cru SRST_I2S0_2CH_H>;
reset-names = "reset-m", "reset-h";
rockchip,clk-trcm = <1>;
pinctrl-names = "default";
pinctrl-0 = <&i2s_2ch_0_sclk
&i2s_2ch_0_lrck