shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-05 18:41:58 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3562: add rockchip-suspend node

Browse Source 
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Change-Id: Idbd91344ac80ff638203da183126f3afb40ae4ef
This commit is contained in:
shengfei Xu
2023-04-08 07:58:35 +00:00
committed by Tao Huang
parent 5e5365f69c
commit 543d0f3691
2 changed files with 69 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
arch/arm64/boot/dts/rockchip/rk3562.dtsi
View File

@@ -11,6 +11,7 @@
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/soc/rockchip,boot-mode.h>
#include <dt-bindings/soc/rockchip-system-status.h>
#include <dt-bindings/suspend/rockchip-rk3562.h>
#include <dt-bindings/thermal/thermal.h>
/ {
@@ -2745,6 +2746,27 @@
#interrupt-cells = <2>;
};
};
rockchip_suspend: rockchip-suspend {
compatible = "rockchip,pm-rk3562";
status = "disabled";
rockchip,sleep-debug-en = <1>;
rockchip,sleep-mode-config = <
(0
| RKPM_SLP_DEEP1_MODE
| RKPM_SLP_PMIC_LP
| RKPM_SLP_HW_PLLS_OFF
| RKPM_SLP_PMUALIVE_32K
| RKPM_SLP_OSC_DIS
| RKPM_SLP_32K_PVTM
)
>;
rockchip,wakeup-config = <
(0
| RKPM_GPIO0_WKUP_EN
)
>;
};
};
#include "rk3562-pinctrl.dtsi"

47
include/dt-bindings/suspend/rockchip-rk3562.h Normal file
View File

@@ -0,0 +1,47 @@
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
* Header providing constants for Rockchip suspend bindings.
*
* Copyright (C) 2023, Rockchip Electronics Co., Ltd.
* Author: Shengfei.Xu
*/
#ifndef __DT_BINDINGS_SUSPEND_ROCKCHIP_RK3562_H__
#define __DT_BINDINGS_SUSPEND_ROCKCHIP_RK3562_H__
/******************************bits ops************************************/
#ifndef BIT
#define BIT(nr) (1 << (nr))
#endif
#define RKPM_SLP_NORMAL_MODE BIT(0)
#define RKPM_SLP_DEEP1_MODE BIT(1)
#define RKPM_SLP_DEEP2_MODE BIT(2)
#define RKPM_SLP_ULTRA_MODE BIT(3)
#define RKPM_SLP_FROM_UBOOT BIT(4)
#define RKPM_SLP_PMIC_LP BIT(5)
#define RKPM_SLP_HW_PLLS_OFF BIT(6)
#define RKPM_SLP_PMUALIVE_32K BIT(7)
#define RKPM_SLP_OSC_DIS BIT(8)
#define RKPM_SLP_32K_EXT BIT(9)
#define RKPM_SLP_32K_PVTM BIT(10)
/* the wake up source */
#define RKPM_CPU0_WKUP_EN BIT(0)
#define RKPM_CPU1_WKUP_EN BIT(1)
#define RKPM_CPU2_WKUP_EN BIT(2)
#define RKPM_CPU3_WKUP_EN BIT(3)
#define RKPM_GPIO0_WKUP_EN BIT(4)
#define RKPM_GPIO0_EXP_WKUP_EN BIT(5)
#define RKPM_SDMMC0_WKUP_EN BIT(6)
#define RKPM_SDMMC1_WKUP_EN BIT(7)
#define RKPM_PCIE_WKUP_EN BIT(8)
#define RKPM_SDIO_WKUP_EN BIT(9)
#define RKPM_USB_WKUP_EN BIT(10)
#define RKPM_UART0_WKUP_EN BIT(11)
#define RKPM_PWM0_WKUP_EN BIT(12)
#define RKPM_PWM0_PWR_WKUP_EN BIT(13)
#define RKPM_TIMER_WKUP_EN BIT(14)
#define RKPM_HPTIMER_WKUP_EN BIT(15)
#define RKPM_SYS_WKUP_EN BIT(16)
#define RKPM_TIMEOUT_WKUP_EN BIT(17)
#endif