shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm: dts: rockchip: add reset properties for i2s

Browse Source 
Change-Id: I4c04448a7f1630aec0f0a6e32edbcf9e6669efcb
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
This commit is contained in:
Sugar Zhang
2018-11-29 16:33:00 +08:00
committed by Tao Huang
parent adaf81f4a7
commit 6113767b45
5 changed files with 20 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/boot/dts/rk3036.dtsi
View File

@@ -480,6 +480,8 @@
assigned-clock-parents = <&cru SCLK_I2S_FRAC>;
dmas = <&pdma 0>, <&pdma 1>;
dma-names = "tx", "rx";
resets = <&cru SRST_I2S>;
reset-names = "reset-m";
pinctrl-names = "default";
pinctrl-0 = <&i2s_bus>;
status = "disabled";

6
arch/arm/boot/dts/rk3066a.dtsi
View File

@@ -273,6 +273,8 @@
dma-names = "tx", "rx";
clock-names = "i2s_hclk", "i2s_clk";
clocks = <&cru HCLK_I2S_8CH>, <&cru SCLK_I2S0>;
resets = <&cru SRST_I2S0>;
reset-names = "reset-m";
rockchip,playback-channels = <8>;
rockchip,capture-channels = <2>;
status = "disabled";
@@ -290,6 +292,8 @@
dma-names = "tx", "rx";
clock-names = "i2s_hclk", "i2s_clk";
clocks = <&cru HCLK_I2S0_2CH>, <&cru SCLK_I2S1>;
resets = <&cru SRST_I2S1>;
reset-names = "reset-m";
rockchip,playback-channels = <2>;
rockchip,capture-channels = <2>;
status = "disabled";
@@ -307,6 +311,8 @@
dma-names = "tx", "rx";
clock-names = "i2s_hclk", "i2s_clk";
clocks = <&cru HCLK_I2S1_2CH>, <&cru SCLK_I2S2>;
resets = <&cru SRST_I2S2>;
reset-names = "reset-m";
rockchip,playback-channels = <2>;
rockchip,capture-channels = <2>;
status = "disabled";

4
arch/arm/boot/dts/rk312x.dtsi
View File

@@ -762,6 +762,8 @@
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
dmas = <&pdma 14>, <&pdma 15>;
dma-names = "tx", "rx";
resets = <&cru SRST_I2S_8CH>;
reset-names = "reset-m";
status = "disabled";
};
@@ -797,6 +799,8 @@
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
dmas = <&pdma 0>, <&pdma 1>;
dma-names = "tx", "rx";
resets = <&cru SRST_I2S_2CH>;
reset-names = "reset-m";
status = "disabled";
};

6
arch/arm/boot/dts/rk322x.dtsi
View File

@@ -281,6 +281,8 @@
clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
dmas = <&pdma 14>, <&pdma 15>;
dma-names = "tx", "rx";
resets = <&cru SRST_I2S1>;
reset-names = "reset-m";
pinctrl-names = "default";
pinctrl-0 = <&i2s1_bus>;
status = "disabled";
@@ -296,6 +298,8 @@
clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
dmas = <&pdma 11>, <&pdma 12>;
dma-names = "tx", "rx";
resets = <&cru SRST_I2S0>;
reset-names = "reset-m";
status = "disabled";
};
@@ -323,6 +327,8 @@
clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
dmas = <&pdma 0>, <&pdma 1>;
dma-names = "tx", "rx";
resets = <&cru SRST_I2S2>;
reset-names = "reset-m";
status = "disabled";
};

2
arch/arm/boot/dts/rk3288.dtsi
View File

@@ -1175,6 +1175,8 @@
assigned-clock-parents = <&cru PLL_GPLL>;
pinctrl-names = "default";
pinctrl-0 = <&i2s0_bus>;
resets = <&cru SRST_I2S0>;
reset-names = "reset-m";
rockchip,playback-channels = <8>;
rockchip,capture-channels = <2>;
status = "disabled";