mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-06 02:50:49 +09:00
arm64: dts: renesas: rzg2l-smarc: Move pinctrl definitions
RZ/G2L and RZ/G2LC SMARC EVK use the same carrier board, but the pin mappings between the RZ/G2L and the RZ/G2LC SMARC SoM are different. Therefore we need to update the carrier board pin definitions based on the corresponding SoM pin mapping. Move pinctrl definitions out of the RZ/G2L SMARC common file, so that we can reuse the common file to support RZ/G2LC SMARC EVK. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Link: https://lore.kernel.org/r/20211216114305.5842-2-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Biju Das
committed by
Geert Uytterhoeven
Geert Uytterhoeven
parent
3a4f33ee57
commit
65d2bc885b
@@ -8,6 +8,7 @@
|
||||
/dts-v1/;
|
||||
#include "r9a07g044l2.dtsi"
|
||||
#include "rzg2l-smarc-som.dtsi"
|
||||
#include "rzg2l-smarc-pinfunction.dtsi"
|
||||
#include "rzg2l-smarc.dtsi"
|
||||
|
||||
/ {
|
||||
|
||||
137
arch/arm64/boot/dts/renesas/rzg2l-smarc-pinfunction.dtsi
Normal file
137
arch/arm64/boot/dts/renesas/rzg2l-smarc-pinfunction.dtsi
Normal file
@@ -0,0 +1,137 @@
|
||||
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
/*
|
||||
* Device Tree Source for the RZ/G2L SMARC pincontrol parts
|
||||
*
|
||||
* Copyright (C) 2021 Renesas Electronics Corp.
|
||||
*/
|
||||
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
|
||||
|
||||
&pinctrl {
|
||||
pinctrl-0 = <&sound_clk_pins>;
|
||||
pinctrl-names = "default";
|
||||
|
||||
can0_pins: can0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(10, 1, 2)>, /* TX */
|
||||
<RZG2L_PORT_PINMUX(11, 0, 2)>; /* RX */
|
||||
};
|
||||
|
||||
/* SW7 should be at position 2->3 so that GPIO8_CAN0_STB line is activated */
|
||||
can0-stb {
|
||||
gpio-hog;
|
||||
gpios = <RZG2L_GPIO(42, 2) GPIO_ACTIVE_HIGH>;
|
||||
output-low;
|
||||
line-name = "can0_stb";
|
||||
};
|
||||
|
||||
can1_pins: can1 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(12, 1, 2)>, /* TX */
|
||||
<RZG2L_PORT_PINMUX(13, 0, 2)>; /* RX */
|
||||
};
|
||||
|
||||
/* SW8 should be at position 2->3 so that GPIO9_CAN1_STB line is activated */
|
||||
can1-stb {
|
||||
gpio-hog;
|
||||
gpios = <RZG2L_GPIO(42, 3) GPIO_ACTIVE_HIGH>;
|
||||
output-low;
|
||||
line-name = "can1_stb";
|
||||
};
|
||||
|
||||
i2c0_pins: i2c0 {
|
||||
pins = "RIIC0_SDA", "RIIC0_SCL";
|
||||
input-enable;
|
||||
};
|
||||
|
||||
i2c1_pins: i2c1 {
|
||||
pins = "RIIC1_SDA", "RIIC1_SCL";
|
||||
input-enable;
|
||||
};
|
||||
|
||||
i2c3_pins: i2c3 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(18, 0, 3)>, /* SDA */
|
||||
<RZG2L_PORT_PINMUX(18, 1, 3)>; /* SCL */
|
||||
};
|
||||
|
||||
scif0_pins: scif0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>, /* TxD */
|
||||
<RZG2L_PORT_PINMUX(38, 1, 1)>; /* RxD */
|
||||
};
|
||||
|
||||
scif2_pins: scif2 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(48, 0, 1)>, /* TxD */
|
||||
<RZG2L_PORT_PINMUX(48, 1, 1)>, /* RxD */
|
||||
<RZG2L_PORT_PINMUX(48, 3, 1)>, /* CTS# */
|
||||
<RZG2L_PORT_PINMUX(48, 4, 1)>; /* RTS# */
|
||||
};
|
||||
|
||||
sd1-pwr-en-hog {
|
||||
gpio-hog;
|
||||
gpios = <RZG2L_GPIO(39, 2) GPIO_ACTIVE_HIGH>;
|
||||
output-high;
|
||||
line-name = "sd1_pwr_en";
|
||||
};
|
||||
|
||||
sdhi1_pins: sd1 {
|
||||
sd1_data {
|
||||
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sd1_ctrl {
|
||||
pins = "SD1_CLK", "SD1_CMD";
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sd1_mux {
|
||||
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
|
||||
};
|
||||
};
|
||||
|
||||
sdhi1_pins_uhs: sd1_uhs {
|
||||
sd1_data_uhs {
|
||||
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
||||
power-source = <1800>;
|
||||
};
|
||||
|
||||
sd1_ctrl_uhs {
|
||||
pins = "SD1_CLK", "SD1_CMD";
|
||||
power-source = <1800>;
|
||||
};
|
||||
|
||||
sd1_mux_uhs {
|
||||
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
|
||||
};
|
||||
};
|
||||
|
||||
sound_clk_pins: sound_clk {
|
||||
pins = "AUDIO_CLK1", "AUDIO_CLK2";
|
||||
input-enable;
|
||||
};
|
||||
|
||||
spi1_pins: spi1 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(44, 0, 1)>, /* CK */
|
||||
<RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
|
||||
<RZG2L_PORT_PINMUX(44, 2, 1)>, /* MISO */
|
||||
<RZG2L_PORT_PINMUX(44, 3, 1)>; /* SSL */
|
||||
};
|
||||
|
||||
ssi0_pins: ssi0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(45, 0, 1)>, /* BCK */
|
||||
<RZG2L_PORT_PINMUX(45, 1, 1)>, /* RCK */
|
||||
<RZG2L_PORT_PINMUX(45, 2, 1)>, /* TXD */
|
||||
<RZG2L_PORT_PINMUX(45, 3, 1)>; /* RXD */
|
||||
};
|
||||
|
||||
usb0_pins: usb0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(4, 0, 1)>, /* VBUS */
|
||||
<RZG2L_PORT_PINMUX(5, 0, 1)>, /* OVC */
|
||||
<RZG2L_PORT_PINMUX(5, 1, 1)>; /* OTG_ID */
|
||||
};
|
||||
|
||||
usb1_pins: usb1 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(42, 0, 1)>, /* VBUS */
|
||||
<RZG2L_PORT_PINMUX(42, 1, 1)>; /* OVC */
|
||||
};
|
||||
};
|
||||
|
||||
@@ -162,133 +162,6 @@
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&pinctrl {
|
||||
pinctrl-0 = <&sound_clk_pins>;
|
||||
pinctrl-names = "default";
|
||||
|
||||
can0_pins: can0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(10, 1, 2)>, /* TX */
|
||||
<RZG2L_PORT_PINMUX(11, 0, 2)>; /* RX */
|
||||
};
|
||||
|
||||
/* SW7 should be at position 2->3 so that GPIO8_CAN0_STB line is activated */
|
||||
can0-stb {
|
||||
gpio-hog;
|
||||
gpios = <RZG2L_GPIO(42, 2) GPIO_ACTIVE_HIGH>;
|
||||
output-low;
|
||||
line-name = "can0_stb";
|
||||
};
|
||||
|
||||
can1_pins: can1 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(12, 1, 2)>, /* TX */
|
||||
<RZG2L_PORT_PINMUX(13, 0, 2)>; /* RX */
|
||||
};
|
||||
|
||||
/* SW8 should be at position 2->3 so that GPIO9_CAN1_STB line is activated */
|
||||
can1-stb {
|
||||
gpio-hog;
|
||||
gpios = <RZG2L_GPIO(42, 3) GPIO_ACTIVE_HIGH>;
|
||||
output-low;
|
||||
line-name = "can1_stb";
|
||||
};
|
||||
|
||||
i2c0_pins: i2c0 {
|
||||
pins = "RIIC0_SDA", "RIIC0_SCL";
|
||||
input-enable;
|
||||
};
|
||||
|
||||
i2c1_pins: i2c1 {
|
||||
pins = "RIIC1_SDA", "RIIC1_SCL";
|
||||
input-enable;
|
||||
};
|
||||
|
||||
i2c3_pins: i2c3 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(18, 0, 3)>, /* SDA */
|
||||
<RZG2L_PORT_PINMUX(18, 1, 3)>; /* SCL */
|
||||
};
|
||||
|
||||
scif0_pins: scif0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>, /* TxD */
|
||||
<RZG2L_PORT_PINMUX(38, 1, 1)>; /* RxD */
|
||||
};
|
||||
|
||||
scif2_pins: scif2 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(48, 0, 1)>, /* TxD */
|
||||
<RZG2L_PORT_PINMUX(48, 1, 1)>, /* RxD */
|
||||
<RZG2L_PORT_PINMUX(48, 3, 1)>, /* CTS# */
|
||||
<RZG2L_PORT_PINMUX(48, 4, 1)>; /* RTS# */
|
||||
};
|
||||
|
||||
sd1-pwr-en-hog {
|
||||
gpio-hog;
|
||||
gpios = <RZG2L_GPIO(39, 2) GPIO_ACTIVE_HIGH>;
|
||||
output-high;
|
||||
line-name = "sd1_pwr_en";
|
||||
};
|
||||
|
||||
sdhi1_pins: sd1 {
|
||||
sd1_data {
|
||||
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sd1_ctrl {
|
||||
pins = "SD1_CLK", "SD1_CMD";
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sd1_mux {
|
||||
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
|
||||
};
|
||||
};
|
||||
|
||||
sdhi1_pins_uhs: sd1_uhs {
|
||||
sd1_data_uhs {
|
||||
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
||||
power-source = <1800>;
|
||||
};
|
||||
|
||||
sd1_ctrl_uhs {
|
||||
pins = "SD1_CLK", "SD1_CMD";
|
||||
power-source = <1800>;
|
||||
};
|
||||
|
||||
sd1_mux_uhs {
|
||||
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
|
||||
};
|
||||
};
|
||||
|
||||
sound_clk_pins: sound_clk {
|
||||
pins = "AUDIO_CLK1", "AUDIO_CLK2";
|
||||
input-enable;
|
||||
};
|
||||
|
||||
spi1_pins: spi1 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(44, 0, 1)>, /* CK */
|
||||
<RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
|
||||
<RZG2L_PORT_PINMUX(44, 2, 1)>, /* MISO */
|
||||
<RZG2L_PORT_PINMUX(44, 3, 1)>; /* SSL */
|
||||
};
|
||||
|
||||
ssi0_pins: ssi0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(45, 0, 1)>, /* BCK */
|
||||
<RZG2L_PORT_PINMUX(45, 1, 1)>, /* RCK */
|
||||
<RZG2L_PORT_PINMUX(45, 2, 1)>, /* TXD */
|
||||
<RZG2L_PORT_PINMUX(45, 3, 1)>; /* RXD */
|
||||
};
|
||||
|
||||
usb0_pins: usb0 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(4, 0, 1)>, /* VBUS */
|
||||
<RZG2L_PORT_PINMUX(5, 0, 1)>, /* OVC */
|
||||
<RZG2L_PORT_PINMUX(5, 1, 1)>; /* OTG_ID */
|
||||
};
|
||||
|
||||
usb1_pins: usb1 {
|
||||
pinmux = <RZG2L_PORT_PINMUX(42, 0, 1)>, /* VBUS */
|
||||
<RZG2L_PORT_PINMUX(42, 1, 1)>; /* OVC */
|
||||
};
|
||||
};
|
||||
|
||||
&scif0 {
|
||||
pinctrl-0 = <&scif0_pins>;
|
||||
pinctrl-names = "default";
|
||||
|
||||
Reference in New Issue
Block a user