shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

tee: G12B: workaroud for system stability.

Browse Source 
PD#170391

G12B GTVs version generate SErr exception when BL32/TA run on A73.
Set BL32/TA affinity to core0(A53) temporarily.

Change-Id: Ib1326914ef164f379c6920b5643b07e4e152b30e
Signed-off-by: Yan Wang <yan.wang@amlogic.com>
This commit is contained in:
Yan Wang
2018-08-17 19:03:13 +08:00
parent d750a262d2
commit 69bef8b709
1 changed files with 56 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

58
drivers/amlogic/tee/tee.c
View File

@@ -21,6 +21,8 @@
#include <linux/platform_device.h>
#include <linux/amlogic/tee.h>
#include <linux/delay.h>
#include <linux/amlogic/cpu_version.h>
#define DRIVER_NAME "tee_info"
#define DRIVER_DESC "Amlogic tee driver"
@@ -70,13 +72,25 @@ static int tee_msg_os_revision(uint32_t *major, uint32_t *minor)
struct arm_smccc_res smccc;
struct tee_smc_calls_revision_result result;
} res;
long cpu;
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B) {
set_cpus_allowed_ptr(current, cpumask_of(0));
__asm__ volatile("mrs %0, mpidr_el1":"=r"(cpu));
cpu &= 0xfff;
if (cpu != 0x0)
usleep_range(10, 20);
}
arm_smccc_smc(TEE_SMC_CALL_GET_OS_REVISION,
0, 0, 0, 0, 0, 0, 0, &res.smccc);
*major = res.result.major;
*minor = res.result.minor;
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B)
set_cpus_allowed_ptr(current, cpu_all_mask);
return 0;
}
@@ -86,13 +100,25 @@ static int tee_msg_api_revision(uint32_t *major, uint32_t *minor)
struct arm_smccc_res smccc;
struct tee_smc_calls_revision_result result;
} res;
long cpu;
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B) {
set_cpus_allowed_ptr(current, cpumask_of(0));
__asm__ volatile("mrs %0, mpidr_el1":"=r"(cpu));
cpu &= 0xfff;
if (cpu != 0x0)
usleep_range(10, 20);
}
arm_smccc_smc(TEE_SMC_CALLS_REVISION,
0, 0, 0, 0, 0, 0, 0, &res.smccc);
*major = res.result.major;
*minor = res.result.minor;
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B)
set_cpus_allowed_ptr(current, cpu_all_mask);
return 0;
}
@@ -138,10 +164,23 @@ static CLASS_ATTR(api_version, 0644, tee_api_version_show,
int tee_load_video_fw(uint32_t index, uint32_t vdec)
{
struct arm_smccc_res res;
long cpu;
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B) {
set_cpus_allowed_ptr(current, cpumask_of(0));
__asm__ volatile("mrs %0, mpidr_el1":"=r"(cpu));
cpu &= 0xfff;
if (cpu != 0x0)
usleep_range(10, 20);
}
arm_smccc_smc(TEE_SMC_LOAD_VIDEO_FW,
index, vdec, 0, 0, 0, 0, 0, &res);
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B)
set_cpus_allowed_ptr(current, cpu_all_mask);
return res.a0;
}
EXPORT_SYMBOL(tee_load_video_fw);
@@ -149,11 +188,26 @@ EXPORT_SYMBOL(tee_load_video_fw);
bool tee_enabled(void)
{
struct arm_smccc_res res;
long cpu;
if (disable_flag == 1)
return false;
/*return false;*/ /*disable tee load temporary*/
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B) {
set_cpus_allowed_ptr(current, cpumask_of(0));
__asm__ volatile("mrs %0, mpidr_el1":"=r"(cpu));
cpu &= 0xfff;
if (cpu != 0x0)
usleep_range(10, 20);
}
arm_smccc_smc(TEE_SMC_CALLS_UID, 0, 0, 0, 0, 0, 0, 0, &res);
if (get_meson_cpu_version(MESON_CPU_VERSION_LVL_MAJOR)
== MESON_CPU_MAJOR_ID_G12B)
set_cpus_allowed_ptr(current, cpu_all_mask);
if (res.a0 == TEE_MSG_UID_0 && res.a1 == TEE_MSG_UID_1 &&
res.a2 == TEE_MSG_UID_2 && res.a3 == TEE_MSG_UID_3)
return true;