mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-05 18:41:58 +09:00
ARM: dts: rockchip: Add rv1126b-evb2-v10-tb-400w-emmc support
Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com> Change-Id: I082c03df1339eb92ce76af5da9534221ca3cf9b2
This commit is contained in:
@@ -1189,6 +1189,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += \
|
||||
rv1126b-evb2-v10-mcu-k350c4516t.dtb \
|
||||
rv1126b-evb2-v10-rgb-Q7050ITH2641AA1T.dtb \
|
||||
rv1126b-evb2-v10-sii9022-bt1120-to-hdmi.dtb \
|
||||
rv1126b-evb2-v10-tb-400w-emmc.dtb \
|
||||
rv1126b-evb2-v10-tb-400w-spi-nor.dtb \
|
||||
rv1126b-evb3-v10.dtb \
|
||||
rv1126b-evb4-v10.dtb \
|
||||
|
||||
81
arch/arm/boot/dts/rv1126b-evb2-v10-tb-400w-emmc.dts
Normal file
81
arch/arm/boot/dts/rv1126b-evb2-v10-tb-400w-emmc.dts
Normal file
@@ -0,0 +1,81 @@
|
||||
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||||
/*
|
||||
* Copyright (c) 2025 Rockchip Electronics Co., Ltd.
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
#include "arm64/rockchip/rv1126b.dtsi"
|
||||
#include "arm64/rockchip/rv1126b-evb.dtsi"
|
||||
#include "arm64/rockchip/rv1126b-evb2-v10.dtsi"
|
||||
#include "rv1126b-thunder-boot-cam.dtsi"
|
||||
#include "rv1126b-thunder-boot-emmc.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Rockchip RV1126B EVB2 V10 TB 400W eMMC Board";
|
||||
compatible = "rockchip,rv1126b-evb2-v10-tb-400w-emmc", "rockchip,rv1126b";
|
||||
|
||||
chosen {
|
||||
bootargs = "loglevel=0 initcall_nr_threads=-1 initcall_debug=0 earlycon=uart8250,mmio32,0x20810000 console=ttyFIQ0 root=/dev/rd0 rootfstype=erofs rootflags=dax snd_soc_core.prealloc_buffer_size_kbytes=16 coherent_pool=32K";
|
||||
};
|
||||
};
|
||||
|
||||
&emmc {
|
||||
bus-width = <8>;
|
||||
cap-mmc-highspeed;
|
||||
non-removable;
|
||||
mmc-hs200-1_8v;
|
||||
rockchip,default-sample-phase = <90>;
|
||||
no-sdio;
|
||||
no-sd;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&fspi0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&i2c3 {
|
||||
clock-frequency = <400000>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c3m1_pins>;
|
||||
rockchip,amp-shared;
|
||||
status = "okay";
|
||||
|
||||
sc450ai: sc450ai@30 {
|
||||
compatible = "smartsens,sc450ai";
|
||||
reg = <0x30>;
|
||||
clocks = <&cru CLK_MIPI0_OUT2IO>;
|
||||
clock-names = "xvclk";
|
||||
reset-gpios = <&gpio4 RK_PA7 GPIO_ACTIVE_LOW>;
|
||||
pwdn-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&cam_clk0_pins>;
|
||||
rockchip,camera-module-index = <0>;
|
||||
rockchip,camera-module-facing = "back";
|
||||
rockchip,camera-module-name = "default";
|
||||
rockchip,camera-module-lens-name = "default";
|
||||
port {
|
||||
cam0_out: endpoint {
|
||||
remote-endpoint = <&csi_dphy_input0>;
|
||||
data-lanes = <1 2 3 4>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&ramdisk_r {
|
||||
reg = <0x48c40000 (60 * 0x00100000)>;
|
||||
};
|
||||
|
||||
&ramdisk_c {
|
||||
reg = <0x4c840000 (30 * 0x00100000)>;
|
||||
};
|
||||
|
||||
&rkisp_thunderboot {
|
||||
/* reg's offset MUST match with RTOS */
|
||||
/*
|
||||
* vicap, capture raw10, ceil(w*10/8/256)*256*h *4(buf num)
|
||||
* e.g. 2688x1520: 0x14c8000
|
||||
*/
|
||||
reg = <0x41320000 0x14c8000>;
|
||||
};
|
||||
Reference in New Issue
Block a user