shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

drm/rockchip: vop2: Bind Cluster0/Esmart0/Smart0 to VP1, Cluster1/Esmart1/Smart1 to VP0

Browse Source 
Change-Id: Ie7ef00d9813b8bc05d7e55d3719966d01e0a4e6d
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
This commit is contained in:
Andy Yan
2021-02-17 14:36:52 +08:00
parent bd52755f73
commit 7059ef6f76
1 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
drivers/gpu/drm/rockchip/rockchip_vop2_reg.c
View File

@@ -975,7 +975,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.nformats = ARRAY_SIZE(formats_win_full_10bit),
.format_modifiers = format_modifiers_afbc,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x1 },
.possible_crtcs = { 0x7, 0x2 },
.layer_sel_id = 0,
.supported_rotations = DRM_MODE_ROTATE_90 | DRM_MODE_ROTATE_270 |
DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
@@ -1000,7 +1000,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.nformats = ARRAY_SIZE(formats_win_full_10bit),
.format_modifiers = format_modifiers_afbc,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x1 },
.possible_crtcs = { 0x7, 0x2 },
.supported_rotations = DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
.hsu_filter_mode = VOP2_SCALE_UP_BIC,
.hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1021,7 +1021,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.nformats = ARRAY_SIZE(formats_win_full_10bit),
.format_modifiers = format_modifiers_afbc,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x2 },
.possible_crtcs = { 0x7, 0x1 },
.layer_sel_id = 1,
.supported_rotations = DRM_MODE_ROTATE_90 | DRM_MODE_ROTATE_270 |
DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
@@ -1045,7 +1045,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.nformats = ARRAY_SIZE(formats_win_full_10bit),
.format_modifiers = format_modifiers_afbc,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x2 },
.possible_crtcs = { 0x7, 0x1 },
.base = 0x80,
.supported_rotations = DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y,
.hsu_filter_mode = VOP2_SCALE_UP_BIC,
@@ -1068,7 +1068,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.base = 0x0,
.layer_sel_id = 2,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x1 },
.possible_crtcs = { 0x7, 0x2 },
.supported_rotations = DRM_MODE_REFLECT_Y,
.hsu_filter_mode = VOP2_SCALE_UP_BIC,
.hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1092,7 +1092,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.base = 0x200,
.layer_sel_id = 6,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x2 },
.possible_crtcs = { 0x7, 0x1 },
.supported_rotations = DRM_MODE_REFLECT_Y,
.hsu_filter_mode = VOP2_SCALE_UP_BIC,
.hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1116,7 +1116,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.format_modifiers = format_modifiers,
.layer_sel_id = 3,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x1 },
.possible_crtcs = { 0x7, 0x2 },
.supported_rotations = DRM_MODE_REFLECT_Y,
.hsu_filter_mode = VOP2_SCALE_UP_BIC,
.hsd_filter_mode = VOP2_SCALE_DOWN_BIL,
@@ -1140,7 +1140,7 @@ static const struct vop2_win_data rk3568_vop_win_data[] = {
.base = 0x600,
.layer_sel_id = 7,
/* RK3568, RK3566 */
.possible_crtcs = { 0x7, 0x2 },
.possible_crtcs = { 0x7, 0x1 },
.supported_rotations = DRM_MODE_REFLECT_Y,
.hsu_filter_mode = VOP2_SCALE_UP_BIC,
.hsd_filter_mode = VOP2_SCALE_DOWN_BIL,