shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588: Add hclk to edp node

Browse Source 
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: Ibe702f41c0a3a585cd20a22856bf1065dc842a03
This commit is contained in:
Wyon Bi
2021-11-23 16:37:22 +08:00
committed by Tao Huang
parent 487451ecd3
commit 7a66a44e9e
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm64/boot/dts/rockchip/rk3588.dtsi
View File

@@ -417,8 +417,8 @@
reg = <0x0 0xfded0000 0x0 0x1000>;
interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru CLK_EDP1_24M>, <&cru PCLK_EDP1>,
<&cru CLK_EDP1_200M>;
clock-names = "dp", "pclk", "spdif";
<&cru CLK_EDP1_200M>, <&hclk_vo1>;
clock-names = "dp", "pclk", "spdif", "hclk";
resets = <&cru SRST_EDP1_24M>, <&cru SRST_P_EDP1>;
reset-names = "dp", "apb";
phys = <&hdptxphy1>;

4
arch/arm64/boot/dts/rockchip/rk3588s.dtsi
View File

@@ -2686,8 +2686,8 @@
reg = <0x0 0xfdec0000 0x0 0x1000>;
interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru CLK_EDP0_24M>, <&cru PCLK_EDP0>,
<&cru CLK_EDP0_200M>;
clock-names = "dp", "pclk", "spdif";
<&cru CLK_EDP0_200M>, <&hclk_vo1>;
clock-names = "dp", "pclk", "spdif", "hclk";
resets = <&cru SRST_EDP0_24M>, <&cru SRST_P_EDP0>;
reset-names = "dp", "apb";
phys = <&hdptxphy0>;