shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3568: modify sata0-sata2 registers address

Browse Source 
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I4d704200ef596118a308e03542dae089a3d43dfa
This commit is contained in:
Yifeng Zhao
2020-11-12 14:37:34 +08:00
committed by Tao Huang
parent 46028feca7
commit 7be685fb2c
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm64/boot/dts/rockchip/rk3568.dtsi
View File

@@ -177,7 +177,7 @@
sata0: sata@fc000000 {
compatible = "snps,dwc-ahci";
reg = <0 0xfc300000 0 0x1000>;
reg = <0 0xfc000000 0 0x1000>;
clocks = <&cru ACLK_SATA0>, <&cru CLK_SATA0_PMALIVE>,
<&cru CLK_SATA0_RXOOB>;
clock-names = "sata", "pmalive", "rxoob";
@@ -192,7 +192,7 @@
sata1: sata@fc400000 {
compatible = "snps,dwc-ahci";
reg = <0 0xfc340000 0 0x1000>;
reg = <0 0xfc400000 0 0x1000>;
clocks = <&cru ACLK_SATA1>, <&cru CLK_SATA1_PMALIVE>,
<&cru CLK_SATA1_RXOOB>;
clock-names = "sata", "pmalive", "rxoob";
@@ -207,7 +207,7 @@
sata2: sata@fc800000 {
compatible = "snps,dwc-ahci";
reg = <0 0xfc380000 0 0x1000>;
reg = <0 0xfc800000 0 0x1000>;
clocks = <&cru ACLK_SATA2>, <&cru CLK_SATA2_PMALIVE>,
<&cru CLK_SATA2_RXOOB>;
clock-names = "sata", "pmalive", "rxoob";