mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-05 18:41:58 +09:00
arm64: dts: renesas: beacon: Enable SPI
The baseboard routes the SPI to a header which can/will be configured at either the kit level or using device tree overlays. Because the baseboard be supporting more than one kit, enable at the baseboard level rather than a bunch of duplicates later. Signed-off-by: Adam Ford <aford173@gmail.com> Link: https://lore.kernel.org/r/20201213183759.223246-14-aford173@gmail.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
committed by
Geert Uytterhoeven
parent
a48f3c1368
commit
7e0fac6a0d
@@ -478,6 +478,13 @@
|
||||
};
|
||||
};
|
||||
|
||||
&msiof1 {
|
||||
pinctrl-0 = <&msiof1_pins>;
|
||||
pinctrl-names = "default";
|
||||
status = "okay";
|
||||
cs-gpios = <&gpio3 10 GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
|
||||
&ohci0 {
|
||||
dr_mode = "otg";
|
||||
status = "okay";
|
||||
@@ -531,6 +538,11 @@
|
||||
bias-pull-down;
|
||||
};
|
||||
|
||||
msiof1_pins: msiof1 {
|
||||
groups = "msiof1_clk_g", "msiof1_rxd_g", "msiof1_txd_g";
|
||||
function = "msiof1";
|
||||
};
|
||||
|
||||
pwm0_pins: pwm0 {
|
||||
groups = "pwm0";
|
||||
function = "pwm0";
|
||||
|
||||
Reference in New Issue
Block a user