shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3562: Enable Schmitt-Trigger for pins I2Sx-CLK

Browse Source 
This patch enable Schmitt-Trigger for pins I2S-MCLK/BCLK/LRCK for
clk noise reduction on slave mode which clk is provided by external
devices. and this can make controllers work much more robust.

Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: I04237f1b1f56c5abbb4b61f0a2c1af89b1e32bc3
This commit is contained in:
Sugar Zhang
2023-06-30 18:02:02 +08:00
committed by Tao Huang
parent c31bdd4afb
commit 8012da0685
1 changed files with 18 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

36
arch/arm64/boot/dts/rockchip/rk3562-pinctrl.dtsi
View File

@@ -370,21 +370,21 @@
i2s0m0_lrck: i2s0m0-lrck {
rockchip,pins =
/* i2s0_lrck_m0 */
<3 RK_PA4 1 &pcfg_pull_none>;
<3 RK_PA4 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s0m0_mclk: i2s0m0-mclk {
rockchip,pins =
/* i2s0_mclk_m0 */
<3 RK_PA2 1 &pcfg_pull_none>;
<3 RK_PA2 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s0m0_sclk: i2s0m0-sclk {
rockchip,pins =
/* i2s0_sclk_m0 */
<3 RK_PA3 1 &pcfg_pull_none>;
<3 RK_PA3 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
@@ -447,21 +447,21 @@
i2s0m1_lrck: i2s0m1-lrck {
rockchip,pins =
/* i2s0_lrck_m1 */
<1 RK_PC4 3 &pcfg_pull_none>;
<1 RK_PC4 3 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s0m1_mclk: i2s0m1-mclk {
rockchip,pins =
/* i2s0_mclk_m1 */
<1 RK_PC6 3 &pcfg_pull_none>;
<1 RK_PC6 3 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s0m1_sclk: i2s0m1-sclk {
rockchip,pins =
/* i2s0_sclk_m1 */
<1 RK_PC5 3 &pcfg_pull_none>;
<1 RK_PC5 3 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
@@ -526,21 +526,21 @@
i2s1m0_lrck: i2s1m0-lrck {
rockchip,pins =
/* i2s1_lrck_m0 */
<3 RK_PC6 2 &pcfg_pull_none>;
<3 RK_PC6 2 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s1m0_mclk: i2s1m0-mclk {
rockchip,pins =
/* i2s1_mclk_m0 */
<3 RK_PC4 2 &pcfg_pull_none>;
<3 RK_PC4 2 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s1m0_sclk: i2s1m0-sclk {
rockchip,pins =
/* i2s1_sclk_m0 */
<3 RK_PC5 2 &pcfg_pull_none>;
<3 RK_PC5 2 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
@@ -603,21 +603,21 @@
i2s1m1_lrck: i2s1m1-lrck {
rockchip,pins =
/* i2s1_lrck_m1 */
<3 RK_PB4 1 &pcfg_pull_none>;
<3 RK_PB4 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s1m1_mclk: i2s1m1-mclk {
rockchip,pins =
/* i2s1_mclk_m1 */
<3 RK_PB2 1 &pcfg_pull_none>;
<3 RK_PB2 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s1m1_sclk: i2s1m1-sclk {
rockchip,pins =
/* i2s1_sclk_m1 */
<3 RK_PB3 1 &pcfg_pull_none>;
<3 RK_PB3 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
@@ -682,21 +682,21 @@
i2s2m0_lrck: i2s2m0-lrck {
rockchip,pins =
/* i2s2_lrck_m0 */
<1 RK_PD6 1 &pcfg_pull_none>;
<1 RK_PD6 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s2m0_mclk: i2s2m0-mclk {
rockchip,pins =
/* i2s2_mclk_m0 */
<2 RK_PA1 1 &pcfg_pull_none>;
<2 RK_PA1 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s2m0_sclk: i2s2m0-sclk {
rockchip,pins =
/* i2s2_sclk_m0 */
<1 RK_PD5 1 &pcfg_pull_none>;
<1 RK_PD5 1 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
@@ -717,21 +717,21 @@
i2s2m1_lrck: i2s2m1-lrck {
rockchip,pins =
/* i2s2_lrck_m1 */
<4 RK_PA1 3 &pcfg_pull_none>;
<4 RK_PA1 3 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s2m1_mclk: i2s2m1-mclk {
rockchip,pins =
/* i2s2_mclk_m1 */
<3 RK_PD6 3 &pcfg_pull_none>;
<3 RK_PD6 3 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/
i2s2m1_sclk: i2s2m1-sclk {
rockchip,pins =
/* i2s2_sclk_m1 */
<4 RK_PB1 4 &pcfg_pull_none>;
<4 RK_PB1 4 &pcfg_pull_none_smt>;
};
/omit-if-no-ref/