shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 04:10:18 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: fix interrupts property of rk3366

Browse Source 
Change-Id: I832fe95e886b5c33cc618edb24fffc2bfbb3b25f
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
This commit is contained in:
Tao Huang
2018-01-04 18:49:47 +08:00
parent 699b3ebf6f
commit 82f0d683a3
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/rockchip/rk3366-sheep.dts
View File

@@ -61,7 +61,7 @@
rockchip,baudrate = <1500000>; /* Only 115200 and 1500000 */
pinctrl-names = "default";
pinctrl-0 = <&uart2_t1_xfer>;
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>; /* signal irq */
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; /* signal irq */
};
backlight: backlight {

6
arch/arm64/boot/dts/rockchip/rk3366.dtsi
View File

@@ -841,7 +841,7 @@
rktimer: rktimer@ff810000 {
compatible = "rockchip,rk3288-timer";
reg = <0x0 0xff810000 0x0 0x1000>;
interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru PCLK_TIMER0>, <&cru SCLK_TIMER0>;
clock-names = "pclk", "timer";
};
@@ -922,7 +922,7 @@
vopl_mmu: iommu@ff8f0f00 {
compatible = "rockchip,iommu";
reg = <0x0 0xff8f0f00 0x0 0x100>;
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "vopl_mmu";
clocks = <&cru ACLK_VOP_LITE>, <&cru HCLK_VOP_LITE>;
clock-names = "aclk", "hclk";
@@ -1005,7 +1005,7 @@
vopb_mmu: iommu@ff932400 {
compatible = "rockchip,iommu";
reg = <0x0 0xff932400 0x0 0x100>;
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "vop_mmu";
clocks = <&cru ACLK_VOP_FULL>, <&cru HCLK_VOP_FULL>;
clock-names = "aclk", "hclk";