shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: Add reset property for rk3368 mipi

Browse Source 
Change-Id: I12a3bf9cdd61c6da3d0675d68d4ffd9bbfd9ffd8
Signed-off-by: WeiYong Bi <bivvy.bi@rock-chips.com>
This commit is contained in:
WeiYong Bi
2017-03-29 17:42:51 +08:00
committed by Huang, Tao
parent 54b2fd94a4
commit 834b1bdd92
1 changed files with 7 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
arch/arm64/boot/dts/rockchip/rk3368.dtsi
View File

@@ -1341,6 +1341,8 @@
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru PCLK_MIPI_DSI0>;
clock-names = "pclk";
resets = <&cru SRST_MIPIDSI0>;
reset-names = "apb";
phys = <&mipi_dphy>;
phy-names = "mipi_dphy";
rockchip,grf = <&grf>;
@@ -1349,17 +1351,9 @@
#size-cells = <0>;
status = "disabled";
ports@1 {
#address-cells = <1>;
#size-cells = <0>;
reg = <1>;
mipi_in: port {
#address-cells = <1>;
#size-cells = <0>;
mipi_in_vop: endpoint@0 {
reg = <0>;
ports {
port {
mipi_in_vop: endpoint {
remote-endpoint = <&vop_out_mipi>;
};
};
@@ -1372,6 +1366,8 @@
#phy-cells = <0>;
clocks = <&cru SCLK_MIPIDSI_24M>, <&cru PCLK_DPHYTX0>;
clock-names = "ref", "pclk";
resets = <&cru SRST_MIPIDPHYTX>;
reset-names = "apb";
status = "disabled";
};