mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-07 03:15:31 +09:00
selftests/powerpc: Fix TM resched DSCR test with some compilers
[ Upstream commitfe06fe8602] The tm-resched-dscr test has started failing sometimes, depending on what compiler it's built with, eg: test: tm_resched_dscr Check DSCR TM context switch: tm-resched-dscr: tm-resched-dscr.c:76: test_body: Assertion `rv' failed. !! child died by signal 6 When it fails we see that the compiler doesn't initialise rv to 1 before entering the inline asm block. Although that's counter intuitive, it is allowed because we tell the compiler that the inline asm will write to rv (using "=r"), meaning the original value is irrelevant. Marking it as a read/write parameter would presumably work, but it seems simpler to fix it by setting the initial value of rv in the inline asm. Fixes:96d0161086("powerpc: Correct DSCR during TM context switch") Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Acked-by: Michael Neuling <mikey@neuling.org> Signed-off-by: Sasha Levin <alexander.levin@microsoft.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
committed by
Greg Kroah-Hartman
parent
39687738a9
commit
8494e99ba7
@@ -45,12 +45,12 @@ int test_body(void)
|
||||
printf("Check DSCR TM context switch: ");
|
||||
fflush(stdout);
|
||||
for (;;) {
|
||||
rv = 1;
|
||||
asm __volatile__ (
|
||||
/* set a known value into the DSCR */
|
||||
"ld 3, %[dscr1];"
|
||||
"mtspr %[sprn_dscr], 3;"
|
||||
|
||||
"li %[rv], 1;"
|
||||
/* start and suspend a transaction */
|
||||
TBEGIN
|
||||
"beq 1f;"
|
||||
|
||||
Reference in New Issue
Block a user