shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 04:10:18 +09:00
Code Issues Packages Projects Releases Wiki Activity

rk3188 ds1006h: PMU_SLEEP change to DVS0_CTL port

Browse Source
This commit is contained in:
wuhao
2013-01-27 16:49:32 +08:00
parent 7e2b9cd0b4
commit 874943b1c8
2 changed files with 15 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/configs/rk3188_ds1006h_defconfig
View File

@@ -21,6 +21,8 @@ CONFIG_MODULES=y
CONFIG_MODULE_UNLOAD=y
CONFIG_MODULE_FORCE_UNLOAD=y
CONFIG_ARCH_RK3188=y
# CONFIG_DDR_INIT_CHANGE_FREQ is not set
CONFIG_DDR_FREQ=y
# CONFIG_DDR_TEST is not set
CONFIG_RK_CLOCK_PROC=y
CONFIG_MACH_RK3188_DS1006H=y

15
arch/arm/mach-rk3188/board-rk3188-ds1006h.c
View File

@@ -1758,6 +1758,7 @@ static void __init rk30_reserve(void)
* comments : min arm/logic voltage
*/
static struct cpufreq_frequency_table dvfs_arm_table[] = {
#if 0
{.frequency = 312 * 1000, .index = 850 * 1000},
{.frequency = 504 * 1000, .index = 900 * 1000},
{.frequency = 816 * 1000, .index = 950 * 1000},
@@ -1765,6 +1766,16 @@ static struct cpufreq_frequency_table dvfs_arm_table[] = {
{.frequency = 1200 * 1000, .index = 1100 * 1000},
{.frequency = 1416 * 1000, .index = 1200 * 1000},
//{.frequency = 1608 * 1000, .index = 1300 * 1000},
#else
{.frequency = 312 * 1000, .index = 800 * 1000},
{.frequency = 504 * 1000, .index = 850 * 1000},
{.frequency = 816 * 1000, .index = 950 * 1000},
{.frequency = 1008 * 1000, .index = 1000 * 1000},
{.frequency = 1200 * 1000, .index = 1075 * 1000},
{.frequency = 1416 * 1000, .index = 1175 * 1000},
{.frequency = 1608 * 1000, .index = 1275 * 1000},
#endif
{.frequency = CPUFREQ_TABLE_END},
};
@@ -1779,8 +1790,8 @@ static struct cpufreq_frequency_table dvfs_gpu_table[] = {
};
static struct cpufreq_frequency_table dvfs_ddr_table[] = {
{.frequency = 200 * 1000 + DDR_FREQ_SUSPEND, .index = 950 * 1000},
{.frequency = 300 * 1000 + DDR_FREQ_VIDEO, .index = 1000 * 1000},
//{.frequency = 200 * 1000 + DDR_FREQ_SUSPEND, .index = 950 * 1000},
//{.frequency = 300 * 1000 + DDR_FREQ_VIDEO, .index = 1000 * 1000},
{.frequency = 400 * 1000 + DDR_FREQ_NORMAL, .index = 1100 * 1000},
{.frequency = CPUFREQ_TABLE_END},
};