mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-07 19:30:30 +09:00
rk3188: fix uart0 init 49.5MHz error, set uart0 = 48MHz
This commit is contained in:
@@ -3553,7 +3553,7 @@ static void __init rk30_clock_common_init(unsigned long gpll_rate, unsigned long
|
||||
clk_set_parent_nolock(&aclk_gpu, &general_pll_clk);
|
||||
clk_set_rate_nolock(&aclk_gpu, 200 * MHZ);
|
||||
|
||||
clk_set_rate_nolock(&clk_uart0, 49500000);
|
||||
clk_set_rate_nolock(&clk_uart0, 48000000);
|
||||
clk_set_rate_nolock(&clk_sdmmc, 24750000);
|
||||
clk_set_rate_nolock(&clk_sdio, 24750000);
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user