shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3568: Add pvtm device node

Browse Source 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Idef95dc6d0da0cc5cbf97d1c4572d8107ee131c9
This commit is contained in:
Finley Xiao
2020-11-11 10:42:47 +08:00
committed by Tao Huang
parent aec8ff24ff
commit 8a65d18577
1 changed files with 43 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
arch/arm64/boot/dts/rockchip/rk3568.dtsi
View File

@@ -714,6 +714,20 @@
};
};
pvtm@fde00000 {
compatible = "rockchip,rk3568-core-pvtm";
reg = <0x0 0xfde00000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@0 {
reg = <0>;
clocks = <&cru CLK_CORE_PVTM>, <&cru PCLK_CORE_PVTM>;
clock-names = "clk", "pclk";
resets = <&cru SRST_CORE_PVTM>, <&cru SRST_P_CORE_PVTM>;
reset-names = "rts", "rst-p";
};
};
gpu: gpu@fde60000 {
compatible = "arm,malit602", "arm,malit60x", "arm,malit6xx", "arm,mali-midgard";
reg = <0x0 0xfde60000 0x0 0x4000>;
@@ -763,6 +777,35 @@
};
};
pvtm@fde80000 {
compatible = "rockchip,rk3568-gpu-pvtm";
reg = <0x0 0xfde80000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@1 {
reg = <1>;
clocks = <&cru CLK_GPU_PVTM>, <&cru PCLK_GPU_PVTM>;
clock-names = "clk", "pclk";
resets = <&cru SRST_GPU_PVTM>, <&cru SRST_P_GPU_PVTM>;
reset-names = "rts", "rst-p";
};
};
pvtm@fde90000 {
compatible = "rockchip,rk3568-npu-pvtm";
reg = <0x0 0xfde90000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@2 {
reg = <2>;
clocks = <&cru CLK_NPU_PVTM>, <&cru PCLK_NPU_PVTM>,
<&cru HCLK_NPU_PRE>;
clock-names = "clk", "pclk", "hclk";
resets = <&cru SRST_NPU_PVTM>, <&cru SRST_P_NPU_PVTM>;
reset-names = "rts", "rst-p";
};
};
vdpu: vdpu@fdea0400 {
compatible = "rockchip,vpu-decoder-v2";
reg = <0x0 0xfdea0400 0x0 0x400>;