shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

di: flash green when play 265 SD video [1/1]

Browse Source 
PD#SWPL-6097

Problem:
flash green garbages when play h.265 SD video

Solution:
afbc input not enable

Verify:
tl1

Change-Id: I310eeb6d922ab8b9035c815afc4e967c0e5390ff
Signed-off-by: Yong Qin <yong.qin@amlogic.com>
This commit is contained in:
Yong Qin
2019-03-20 12:44:48 +08:00
committed by Tao Zeng
parent 3a5e1ca66b
commit 8c3e98d057
3 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/amlogic/media/deinterlace/deinterlace.c
View File

@@ -129,7 +129,7 @@ static di_dev_t *de_devp;
static dev_t di_devno; static dev_t di_devno;
static struct class *di_clsp; static struct class *di_clsp;
static const char version_s[] = "2019-03-19"; static const char version_s[] = "2019-03-20a";
static int bypass_state = 1; static int bypass_state = 1;
static int bypass_all; static int bypass_all;
@@ -6011,6 +6011,7 @@ static void di_unreg_process_irq(void)
adpative_combing_exit(); adpative_combing_exit();
enable_di_pre_mif(false, mcpre_en); enable_di_pre_mif(false, mcpre_en);
/*disable afbc module when afbc working in DI*/ /*disable afbc module when afbc working in DI*/
afbc_reg_unreg_flag = 0;
#if 0 #if 0
if (IS_COMP_MODE(di_pre_stru.cur_inp_type) && if (IS_COMP_MODE(di_pre_stru.cur_inp_type) &&
(!needbypass_flag && !isbypass_flag)) { (!needbypass_flag && !isbypass_flag)) {

4
drivers/amlogic/media/deinterlace/deinterlace_hw.c
View File

@@ -1272,7 +1272,7 @@ static void afbc_power_sw(bool on)
/*afbcx_power_sw(dec_sel, on);*/ /*afbcx_power_sw(dec_sel, on);*/
} }
static int afbc_reg_unreg_flag; int afbc_reg_unreg_flag;
void afbc_sw(bool on) void afbc_sw(bool on)
{ {
if (is_meson_gxl_cpu() || is_meson_txlx_cpu()) if (is_meson_gxl_cpu() || is_meson_txlx_cpu())
@@ -3650,7 +3650,7 @@ static void di_pre_data_mif_ctrl(bool enable)
afbc_input_sw(true); afbc_input_sw(true);
} else { } else {
DI_Wr(DI_INP_GEN_REG, Rd(DI_INP_GEN_REG) | 0x1); DI_Wr(DI_INP_GEN_REG, Rd(DI_INP_GEN_REG) | 0x1);
afbc_input_sw(false); /*afbc_input_sw(false);*/
} }
#endif #endif
/* nrwr no clk gate en=0 */ /* nrwr no clk gate en=0 */

1
drivers/amlogic/media/deinterlace/deinterlace_hw.h
View File

@@ -212,6 +212,7 @@ extern void afbc_reg_sw(bool on);
extern void afbc_sw(bool on); extern void afbc_sw(bool on);
extern void afbc_input_sw(bool on); extern void afbc_input_sw(bool on);
extern void dump_vd2_afbc(void); extern void dump_vd2_afbc(void);
extern int afbc_reg_unreg_flag;
extern u8 *di_vmap(ulong addr, u32 size, bool *bflg); extern u8 *di_vmap(ulong addr, u32 size, bool *bflg);
extern void di_unmap_phyaddr(u8 *vaddr); extern void di_unmap_phyaddr(u8 *vaddr);