shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-10 12:57:06 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: px30: Add pvtm node

Browse Source 
Change-Id: I652d40663a425ad9daaaba944d46f9b7523e0dfc
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
This commit is contained in:
Finley Xiao
2018-01-19 18:30:44 +08:00
committed by Tao Huang
parent f4d06e8002
commit 99c9248f26
1 changed files with 33 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
arch/arm64/boot/dts/rockchip/px30.dtsi
View File

@@ -651,6 +651,19 @@
mode-normal = <BOOT_NORMAL>;
mode-recovery = <BOOT_RECOVERY>;
};
pmu_pvtm: pmu-pvtm {
compatible = "rockchip,px30-pmu-pvtm";
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
pvtm@1 {
reg = <1>;
clocks = <&pmucru SCLK_PVTM_PMU>;
clock-names = "clk";
};
};
};
uart0: serial@ff030000 {
@@ -781,6 +794,26 @@
};
};
core_grf: syscon@ff148000 {
compatible = "syscon", "simple-mfd";
reg = <0x0 0xff148000 0x0 0x1000>;
#address-cells = <1>;
#size-cells = <1>;
pvtm: pvtm {
compatible = "rockchip,px30-pvtm";
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
pvtm@0 {
reg = <0>;
clocks = <&cru SCLK_PVTM>;
clock-names = "clk";
};
};
};
uart1: serial@ff158000 {
compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
reg = <0x0 0xff158000 0x0 0x100>;