mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-10 12:57:06 +09:00
add for gpio
This commit is contained in:
沈睿汀
1240
arch/arm/mach-rk2818/gpio.c
Normal file
1240
arch/arm/mach-rk2818/gpio.c
Normal file
File diff suppressed because it is too large
Load Diff
212
arch/arm/mach-rk2818/include/mach/gpio.h
Executable file
212
arch/arm/mach-rk2818/include/mach/gpio.h
Executable file
@@ -0,0 +1,212 @@
|
||||
/* arch/arm/mach-rk2818/GPIO.h
|
||||
*
|
||||
* Copyright (C) 2010 ROCKCHIP, Inc.
|
||||
*
|
||||
* This software is licensed under the terms of the GNU General Public
|
||||
* License version 2, as published by the Free Software Foundation, and
|
||||
* may be copied, distributed, and modified under those terms.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
*/
|
||||
#ifndef __ARCH_ARM_MACH_RK2818_GPIO_H
|
||||
#define __ARCH_ARM_MACH_RK2818_GPIO_H
|
||||
|
||||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/init.h>
|
||||
#include <asm/irq.h>
|
||||
|
||||
#define PIN_BASE 0//<2F><><EFBFBD><EFBFBD>RK2818<31>ڲ<EFBFBD>GPIO<49>ĵ<EFBFBD>һ<EFBFBD><D2BB>PIN<49><4E>(<28><>GPIO0_A0)<29><>gpio_desc<73><63><EFBFBD><EFBFBD><EFBFBD>ĵ<EFBFBD>ַ
|
||||
#define NUM_GROUP 8// <20><><EFBFBD><EFBFBD>RK2818<31>ڲ<EFBFBD>GPIOÿһ<C3BF><D2BB><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>PIN<49><4E>Ŀ<EFBFBD><C4BF><EFBFBD><EFBFBD><EFBFBD>ڶ<EFBFBD>Ϊ8<CEAA><38><EFBFBD><EFBFBD><EFBFBD><EFBFBD>GPIOX_Y0~ GPIOX_Y7(<28><><EFBFBD><EFBFBD>X=0/1;Y=A/B/C/D)
|
||||
#define MAX_GPIO_BANKS 8//<2F><><EFBFBD><EFBFBD>RK2818<31>ڲ<EFBFBD>GPIO<49>ܹ<EFBFBD><DCB9>м<EFBFBD><D0BC>飬<EFBFBD><E9A3AC><EFBFBD>ڶ<EFBFBD>Ϊ8<CEAA>飬<EFBFBD><E9A3AC>GPIO0_A~ GPIO0_D<5F><44>GPIO1_A~ GPIO1_D<5F><44>
|
||||
//<2F><><EFBFBD><EFBFBD>GPIO<49><4F>PIN<49><4E><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ŀ<EFBFBD><C4BF>(NUM_GROUP*MAX_GPIO_BANKS)<29><>ʾRK2818<31><38><EFBFBD>ڲ<EFBFBD>GPIO<49><4F>PIN<49><4E><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ŀ<EFBFBD><C4BF>CONFIG_ARCH_EXTEND_GPIOS<4F><53>ʾ<EFBFBD><CABE>չIO<49><4F><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ŀ<EFBFBD><C4BF>
|
||||
#define ARCH_NR_GPIOS (NUM_GROUP*MAX_GPIO_BANKS) + CONFIG_ARCH_EXTEND_GPIOS
|
||||
typedef enum eGPIOPinLevel
|
||||
{
|
||||
GPIO_LOW=0,
|
||||
GPIO_HIGH
|
||||
}eGPIOPinLevel_t;
|
||||
|
||||
typedef enum eGPIOPinDirection
|
||||
{
|
||||
GPIO_IN=0,
|
||||
GPIO_OUT
|
||||
}eGPIOPinDirection_t;
|
||||
typedef enum GPIOPullType {
|
||||
GPIONormal,
|
||||
GPIOPullUp,
|
||||
GPIOPullDown,
|
||||
GPIONOInit
|
||||
}eGPIOPullType_t;
|
||||
|
||||
typedef enum GPIOIntType {
|
||||
GPIOLevelLow=0,
|
||||
GPIOLevelHigh,
|
||||
GPIOEdgelFalling,
|
||||
GPIOEdgelRising
|
||||
}eGPIOIntType_t;
|
||||
//GPIO Registers
|
||||
|
||||
struct rk2818_gpio_bank {
|
||||
unsigned short id; //GPIO<49>Ĵ<EFBFBD><C4B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>IDʶ<44><CAB6><EFBFBD><EFBFBD>
|
||||
unsigned long offset; //GPIO0<4F><30>GPIO1<4F>Ļ<EFBFBD><C4BB><EFBFBD>ַ
|
||||
struct clk *clock; /* associated clock */
|
||||
};
|
||||
//<2F><><EFBFBD><EFBFBD>GPIO<49><4F><EFBFBD>ؼĴ<D8BC><C4B4><EFBFBD>ƫ<EFBFBD>Ƶ<EFBFBD>ַ
|
||||
#define GPIO_SWPORTA_DR 0x00
|
||||
#define GPIO_SWPORTA_DDR 0x04
|
||||
|
||||
#define GPIO_SWPORTB_DR 0x0c
|
||||
#define GPIO_SWPORTB_DDR 0x10
|
||||
|
||||
#define GPIO_SWPORTC_DR 0x18
|
||||
#define GPIO_SWPORTC_DDR 0x1c
|
||||
|
||||
#define GPIO_SWPORTD_DR 0x24
|
||||
#define GPIO_SWPORTD_DDR 0x28
|
||||
|
||||
#define GPIO_INTEN 0x30
|
||||
#define GPIO_INTMASK 0x34
|
||||
#define GPIO_INTTYPE_LEVEL 0x38
|
||||
#define GPIO_INT_POLARITY 0x3c
|
||||
#define GPIO_INT_STATUS 0x40
|
||||
#define GPIO_INT_RAWSTATUS 0x44
|
||||
#define GPIO_DEBOUNCE 0x48
|
||||
#define GPIO_PORTS_EOI 0x4c
|
||||
#define GPIO_EXT_PORTA 0x50
|
||||
#define GPIO_EXT_PORTB 0x54
|
||||
#define GPIO_EXT_PORTC 0x58
|
||||
#define GPIO_EXT_PORTD 0x5c
|
||||
#define GPIO_LS_SYNC 0x60
|
||||
|
||||
#define AT2818_ID_PIOA 0
|
||||
#define AT2818_ID_PIOB 1
|
||||
#define AT2818_ID_PIOC 2
|
||||
#define AT2818_ID_PIOD 3
|
||||
#define AT2818_ID_PIOE 4
|
||||
#define AT2818_ID_PIOF 5
|
||||
#define AT2818_ID_PIOG 6
|
||||
#define AT2818_ID_PIOH 7
|
||||
/* these pin numbers double as IRQ numbers, like RK2818xxx_ID_* values */
|
||||
|
||||
#define RK2818_PIN_PA0 (PIN_BASE + 0*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PA1 (PIN_BASE + 0*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PA2 (PIN_BASE + 0*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PA3 (PIN_BASE + 0*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PA4 (PIN_BASE + 0*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PA5 (PIN_BASE + 0*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PA6 (PIN_BASE + 0*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PA7 (PIN_BASE + 0*NUM_GROUP + 7)
|
||||
|
||||
|
||||
#define RK2818_PIN_PB0 (PIN_BASE + 1*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PB1 (PIN_BASE + 1*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PB2 (PIN_BASE + 1*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PB3 (PIN_BASE + 1*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PB4 (PIN_BASE + 1*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PB5 (PIN_BASE + 1*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PB6 (PIN_BASE + 1*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PB7 (PIN_BASE + 1*NUM_GROUP + 7)
|
||||
|
||||
#define RK2818_PIN_PC0 (PIN_BASE + 2*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PC1 (PIN_BASE + 2*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PC2 (PIN_BASE + 2*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PC3 (PIN_BASE + 2*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PC4 (PIN_BASE + 2*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PC5 (PIN_BASE + 2*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PC6 (PIN_BASE + 2*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PC7 (PIN_BASE + 2*NUM_GROUP + 7)
|
||||
|
||||
#define RK2818_PIN_PD0 (PIN_BASE + 3*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PD1 (PIN_BASE + 3*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PD2 (PIN_BASE + 3*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PD3 (PIN_BASE + 3*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PD4 (PIN_BASE + 3*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PD5 (PIN_BASE + 3*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PD6 (PIN_BASE + 3*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PD7 (PIN_BASE + 3*NUM_GROUP + 7)
|
||||
|
||||
#define RK2818_PIN_PE0 (PIN_BASE + 4*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PE1 (PIN_BASE + 4*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PE2 (PIN_BASE + 4*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PE3 (PIN_BASE + 4*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PE4 (PIN_BASE + 4*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PE5 (PIN_BASE + 4*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PE6 (PIN_BASE + 4*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PE7 (PIN_BASE + 4*NUM_GROUP + 7)
|
||||
|
||||
#define RK2818_PIN_PF0 (PIN_BASE + 5*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PF1 (PIN_BASE + 5*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PF2 (PIN_BASE + 5*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PF3 (PIN_BASE + 5*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PF4 (PIN_BASE + 5*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PF5 (PIN_BASE + 5*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PF6 (PIN_BASE + 5*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PF7 (PIN_BASE + 5*NUM_GROUP + 7)
|
||||
|
||||
|
||||
#define RK2818_PIN_PG0 (PIN_BASE + 6*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PG1 (PIN_BASE + 6*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PG2 (PIN_BASE + 6*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PG3 (PIN_BASE + 6*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PG4 (PIN_BASE + 6*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PG5 (PIN_BASE + 6*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PG6 (PIN_BASE + 6*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PG7 (PIN_BASE + 6*NUM_GROUP + 7)
|
||||
|
||||
#define RK2818_PIN_PH0 (PIN_BASE + 7*NUM_GROUP + 0)
|
||||
#define RK2818_PIN_PH1 (PIN_BASE + 7*NUM_GROUP + 1)
|
||||
#define RK2818_PIN_PH2 (PIN_BASE + 7*NUM_GROUP + 2)
|
||||
#define RK2818_PIN_PH3 (PIN_BASE + 7*NUM_GROUP + 3)
|
||||
#define RK2818_PIN_PH4 (PIN_BASE + 7*NUM_GROUP + 4)
|
||||
#define RK2818_PIN_PH5 (PIN_BASE + 7*NUM_GROUP + 5)
|
||||
#define RK2818_PIN_PH6 (PIN_BASE + 7*NUM_GROUP + 6)
|
||||
#define RK2818_PIN_PH7 (PIN_BASE + 7*NUM_GROUP + 7)
|
||||
|
||||
#ifndef __ASSEMBLY__
|
||||
extern void __init rk2818_gpio_init(struct rk2818_gpio_bank *data, int nr_banks);
|
||||
extern void __init rk2818_gpio_irq_setup(void);
|
||||
|
||||
/*-------------------------------------------------------------------------*/
|
||||
|
||||
/* wrappers for "new style" GPIO calls. the old RK2818-specfic ones should
|
||||
* eventually be removed (along with this errno.h inclusion), and the
|
||||
* gpio request/free calls should probably be implemented.
|
||||
*/
|
||||
|
||||
#include <asm/errno.h>
|
||||
#include <asm-generic/gpio.h> /* cansleep wrappers */
|
||||
|
||||
#define gpio_get_value __gpio_get_value
|
||||
#define gpio_set_value __gpio_set_value
|
||||
#define gpio_cansleep __gpio_cansleep
|
||||
|
||||
static inline int gpio_to_irq(unsigned gpio)
|
||||
{
|
||||
return __gpio_to_irq(gpio);
|
||||
}
|
||||
|
||||
static inline int irq_to_gpio(unsigned irq)
|
||||
{
|
||||
if((irq - __gpio_to_irq(RK2818_PIN_PA0)) < NUM_GROUP)
|
||||
{
|
||||
return (RK2818_PIN_PA0 + (irq - __gpio_to_irq(RK2818_PIN_PA0)));
|
||||
}
|
||||
else if((irq - __gpio_to_irq(RK2818_PIN_PA0)) < 2*NUM_GROUP)
|
||||
{
|
||||
return (RK2818_PIN_PE0 + (irq - __gpio_to_irq(RK2818_PIN_PE0)));
|
||||
}
|
||||
else
|
||||
{
|
||||
return -ENXIO;
|
||||
}
|
||||
}
|
||||
|
||||
#endif /* __ASSEMBLY__ */
|
||||
|
||||
#endif
|
||||
|
||||
Reference in New Issue
Block a user