shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588: Redefine np 32-bit and pref 64-bit mmio bus address

Browse Source 
Change-Id: I086bae698819616795b90f85699d30a2a4e73022
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
This commit is contained in:
Jon Lin
2022-01-09 17:18:00 +08:00
committed by Tao Huang
parent 7cfa3628f5
commit 9dbc49dafa
2 changed files with 25 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
arch/arm64/boot/dts/rockchip/rk3588.dtsi
View File

@@ -486,15 +486,17 @@
linux,pci-domain = <0>;
num-ib-windows = <16>;
num-ob-windows = <16>;
num-viewport = <8>;
max-link-speed = <3>;
msi-map = <0x0000 &its1 0x0000 0x1000>;
num-lanes = <4>;
phys = <&pcie30phy>;
phy-names = "pcie-phy";
power-domains = <&power RK3588_PD_PCIE>;
ranges = <0x00000800 0x0 0x80000000 0x9 0x00000000 0x0 0x800000
0x81000000 0x0 0x80800000 0x9 0x00800000 0x0 0x100000
0x83000000 0x0 0x80900000 0x9 0x00900000 0x0 0x3f700000>;
ranges = <0x00000800 0x0 0xf0000000 0x0 0xf0000000 0x0 0x100000
0x81000000 0x0 0xf0100000 0x0 0xf0100000 0x0 0x100000
0x82000000 0x0 0xf0200000 0x0 0xf0200000 0x0 0xe00000
0xc3000000 0x9 0x00000000 0x9 0x00000000 0x0 0x40000000>;
reg = <0x0 0xfe150000 0x0 0x10000>,
<0xa 0x40000000 0x0 0x400000>;
reg-names = "pcie-apb", "pcie-dbi";
@@ -539,15 +541,17 @@
linux,pci-domain = <1>;
num-ib-windows = <16>;
num-ob-windows = <16>;
num-viewport = <8>;
max-link-speed = <3>;
msi-map = <0x1000 &its1 0x1000 0x1000>;
num-lanes = <2>;
phys = <&pcie30phy>;
phy-names = "pcie-phy";
power-domains = <&power RK3588_PD_PCIE>;
ranges = <0x00000800 0x0 0x80000000 0x9 0x40000000 0x0 0x800000
0x81000000 0x0 0x80800000 0x9 0x40800000 0x0 0x100000
0x83000000 0x0 0x80900000 0x9 0x40900000 0x0 0x3f700000>;
ranges = <0x00000800 0x0 0xf1000000 0x0 0xf1000000 0x0 0x100000
0x81000000 0x0 0xf1100000 0x0 0xf1100000 0x0 0x100000
0x82000000 0x0 0xf1200000 0x0 0xf1200000 0x0 0xe00000
0xc3000000 0x9 0x40000000 0x9 0x40000000 0x0 0x40000000>;
reg = <0x0 0xfe160000 0x0 0x10000>,
<0xa 0x40400000 0x0 0x400000>;
reg-names = "pcie-apb", "pcie-dbi";
@@ -592,14 +596,16 @@
linux,pci-domain = <2>;
num-ib-windows = <8>;
num-ob-windows = <8>;
num-viewport = <4>;
max-link-speed = <2>;
msi-map = <0x2000 &its0 0x2000 0x1000>;
num-lanes = <1>;
phys = <&combphy1_ps PHY_TYPE_PCIE>;
phy-names = "pcie-phy";
ranges = <0x00000800 0x0 0x80000000 0x9 0x80000000 0x0 0x800000
0x81000000 0x0 0x80800000 0x9 0x80800000 0x0 0x100000
0x83000000 0x0 0x80900000 0x9 0x80900000 0x0 0x3f700000>;
ranges = <0x00000800 0x0 0xf2000000 0x0 0xf2000000 0x0 0x100000
0x81000000 0x0 0xf2100000 0x0 0xf2100000 0x0 0x100000
0x82000000 0x0 0xf2200000 0x0 0xf2200000 0x0 0xe00000
0xc3000000 0x9 0x80000000 0x9 0x80000000 0x0 0x40000000>;
reg = <0x0 0xfe170000 0x0 0x10000>,
<0xa 0x40800000 0x0 0x400000>;
reg-names = "pcie-apb", "pcie-dbi";

16
arch/arm64/boot/dts/rockchip/rk3588s.dtsi
View File

@@ -3510,14 +3510,16 @@
linux,pci-domain = <3>;
num-ib-windows = <8>;
num-ob-windows = <8>;
num-viewport = <4>;
max-link-speed = <2>;
msi-map = <0x3000 &its0 0x3000 0x1000>;
num-lanes = <1>;
phys = <&combphy2_psu PHY_TYPE_PCIE>;
phy-names = "pcie-phy";
ranges = <0x00000800 0x0 0xc0000000 0x9 0xc0000000 0x0 0x100000
0x81000000 0x0 0xc0100000 0x9 0xc0100000 0x0 0x100000
0x83000000 0x0 0xc0200000 0x9 0xc0200000 0x0 0x3fe00000>;
ranges = <0x00000800 0x0 0xf3000000 0x0 0xf3000000 0x0 0x100000
0x81000000 0x0 0xf3100000 0x0 0xf3100000 0x0 0x100000
0x82000000 0x0 0xf3200000 0x0 0xf3200000 0x0 0xe00000
0xc3000000 0x9 0xc0000000 0x9 0xc0000000 0x0 0x40000000>;
reg = <0x0 0xfe180000 0x0 0x10000>,
<0xa 0x40c00000 0x0 0x400000>;
reg-names = "pcie-apb", "pcie-dbi";
@@ -3562,14 +3564,16 @@
linux,pci-domain = <4>;
num-ib-windows = <8>;
num-ob-windows = <8>;
num-viewport = <4>;
max-link-speed = <2>;
msi-map = <0x4000 &its0 0x4000 0x1000>;
num-lanes = <1>;
phys = <&combphy0_ps PHY_TYPE_PCIE>;
phy-names = "pcie-phy";
ranges = <0x00000800 0x0 0xe0000000 0xa 0x00000000 0x0 0x100000
0x81000000 0x0 0xe0100000 0xa 0x00100000 0x0 0x100000
0x83000000 0x0 0xe0200000 0xa 0x00200000 0x0 0x3fe00000>;
ranges = <0x00000800 0x0 0xf4000000 0x0 0xf4000000 0x0 0x100000
0x81000000 0x0 0xf4100000 0x0 0xf4100000 0x0 0x100000
0x82000000 0x0 0xf4200000 0x0 0xf4200000 0x0 0xe00000
0xc3000000 0xa 0x00000000 0xa 0x00000000 0x0 0x40000000>;
reg = <0x0 0xfe190000 0x0 0x10000>,
<0xa 0x41000000 0x0 0x400000>;
reg-names = "pcie-apb", "pcie-dbi";