shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

rk3288:io_domain:support io domain setting by regulator

Browse Source
This commit is contained in:
张晴
2014-03-31 16:33:51 +08:00
parent 429f7aef65
commit 9fa73ddad5
2 changed files with 105 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

36
arch/arm/boot/dts/rk3288-tb.dts
View File

@@ -683,8 +683,8 @@ rockchip,power_type = <GPIO>;
};
rk808_ldo5_reg: regulator@8 {
regulator-name= "rk_ldo5";
regulator-min-microvolt = <3300000>;
regulator-name= "vcc_sd";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
regulator-boot-on;
@@ -727,3 +727,35 @@ rockchip,power_type = <GPIO>;
};
};
};
&lcdc_vdd_domain {
regulator-name = "vcc30_lcd";
};
&dpio_vdd_domain{
regulator-name = "vcc18_cif";
};
&flash0_vdd_domain{
regulator-name = "vcc_flash";
};
&flash1_vdd_domain{
regulator-name = "vcc_flash";
};
&apio3_vdd_domain{
regulator-name = "vccio_wl";
};
&apio5_vdd_domain{
regulator-name = "vccio";
};
&apio4_vdd_domain{
regulator-name = "vccio";
};
&apio1_vdd_domain{
regulator-name = "vccio";
};
&apio2_vdd_domain{
regulator-name = "vccio";
};
&sdmmc0_vdd_domain{
regulator-name = "vcc_sd";
};

72
arch/arm/boot/dts/rk3288.dtsi
View File

@@ -1174,6 +1174,76 @@
clock-names = "tsadc", "pclk_tsadc";
status = "okay";
};
lcdc_vdd_domain: lcdc-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&lcdc_vcc>;
pinctrl-1 = <&lcdc_vcc_18>;
pinctrl-2 = <&lcdc_vcc_33>;
};
dpio_vdd_domain: dpio-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&dvp_vcc>;
pinctrl-1 = <&dvp_vcc_18>;
pinctrl-2 = <&dvp_vcc_33>;
};
flash0_vdd_domain: flash0-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&flash0_vcc>;
pinctrl-1 = <&flash0_vcc_18>;
pinctrl-2 = <&flash0_vcc_33>;
};
flash1_vdd_domain: flash1-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&flash1_vcc>;
pinctrl-1 = <&flash1_vcc_18>;
pinctrl-2 = <&flash1_vcc_33>;
};
apio3_vdd_domain: apio3-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&wifi_vcc>;
pinctrl-1 = <&wifi_vcc_18>;
pinctrl-2 = <&wifi_vcc_33>;
};
apio5_vdd_domain: apio5-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&bb_vcc>;
pinctrl-1 = <&bb_vcc_18>;
pinctrl-2 = <&bb_vcc_33>;
};
apio4_vdd_domain: apio4-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&audio_vcc>;
pinctrl-1 = <&audio_vcc_18>;
pinctrl-2 = <&audio_vcc_33>;
};
apio1_vdd_domain: apio0-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&gpio30_vcc>;
pinctrl-1 = <&gpio30_vcc_18>;
pinctrl-2 = <&gpio30_vcc_33>;
};
apio2_vdd_domain: apio2-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&gpio1830_vcc>;
pinctrl-1 = <&gpio1830_vcc_18>;
pinctrl-2 = <&gpio1830_vcc_33>;
};
sdmmc0_vdd_domain: sdmmc0-vdd-domain{
compatible = "rockchip,io_vol_domain";
pinctrl-names = "default", "1.8V", "3.3V";
pinctrl-0 = <&sdcard_vcc>;
pinctrl-1 = <&sdcard_vcc_18>;
pinctrl-2 = <&sdcard_vcc_33>;
};
};