shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-04-19 03:50:43 +09:00
Code Issues Packages Projects Releases Wiki Activity

Nand Driver:Add clk config.

Browse Source
This commit is contained in:
zhaoyifeng
2012-03-31 18:28:45 +08:00
parent 5bb9c673ac
commit a0c88888e4
1 changed files with 58 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

62
drivers/mtd/rknand/rknand_base_ko.c
View File

@@ -22,6 +22,8 @@
#include <asm/mach/flash.h>
//#include "api_flash.h"
#include "rknand_base.h"
#include <linux/clk.h>
#include <linux/cpufreq.h>
#define DRIVER_NAME "rk29xxnand"
@@ -305,6 +307,56 @@ static int rknand_block_markbad(struct mtd_info *mtd, loff_t ofs)
return 0;
}
static struct clk *nandc_clk;
static unsigned long nandc_clk_rate = 0;
static struct notifier_block nandc_freq_transition;
/* cpufreq driver support */
static int rknand_nand_timing_cfg(void)
{
unsigned long newclk;
newclk = clk_get_rate(nandc_clk);
printk("rknand_nand_timing_cfg %d",newclk);
if (newclk != nandc_clk_rate)
{
if(gpNandInfo->nand_timing_config)
{
nandc_clk_rate = newclk;
//gpNandInfo->nand_timing_config( nandc_clk_rate / 1000); // KHz
}
}
return 0;
}
#ifdef CONFIG_CPU_FREQ
static int rknand_cpufreq_transition(struct notifier_block *nb, unsigned long val, void *data)
{
if(val == CPUFREQ_POSTCHANGE)
rknand_nand_timing_cfg();
return 0;
}
static inline int rknand_cpufreq_register(void)
{
nandc_freq_transition.notifier_call = rknand_cpufreq_transition;
return cpufreq_register_notifier(&nandc_freq_transition, CPUFREQ_TRANSITION_NOTIFIER);
}
static inline void rknand_cpufreq_deregister(void)
{
cpufreq_unregister_notifier(&nandc_freq_transition, CPUFREQ_TRANSITION_NOTIFIER);
}
#else
static inline int rknand_cpufreq_register(void)
{
return 0;
}
static inline void rknand_cpufreq_deregister(void)
{
}
#endif
static int rknand_info_init(struct rknand_info *nand_info)
{
struct mtd_info *mtd = &rknand_mtd;
@@ -408,10 +460,12 @@ int add_rknand_device(struct rknand_info * prknand_Info)
}
if(SysImageWriteEndAdd)
gpNandInfo->SysImageWriteEndAdd = SysImageWriteEndAdd;
//if(gpNandInfo->nand_timing_config)
// gpNandInfo->nand_timing_config(100*1000);
nandc_clk = clk_get(NULL, "nandc");
clk_enable(nandc_clk);
rknand_cpufreq_register();
rknand_nand_timing_cfg();
return 0;
}