shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588: Add pvtm device node

Browse Source 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Ia846f55e970acda591d8a6a3fdc758bd09a34060
This commit is contained in:
Finley Xiao
2021-08-24 18:31:26 +08:00
committed by Tao Huang
parent e92d09741c
commit a151b91a34
1 changed files with 64 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

64
arch/arm64/boot/dts/rockchip/rk3588s.dtsi
View File

@@ -396,6 +396,70 @@
};
};
pvtm@fda40000 {
compatible = "rockchip,rk3588-bigcore0-pvtm";
reg = <0x0 0xfda40000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@0 {
reg = <0>;
clocks = <&cru CLK_BIGCORE0_PVTM>, <&cru PCLK_BIGCORE0_PVTM>;
clock-names = "clk", "pclk";
};
};
pvtm@fda50000 {
compatible = "rockchip,rk3588-bigcore1-pvtm";
reg = <0x0 0xfda50000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@1 {
reg = <1>;
clocks = <&cru CLK_BIGCORE1_PVTM>, <&cru PCLK_BIGCORE1_PVTM>;
clock-names = "clk", "pclk";
};
};
pvtm@fda60000 {
compatible = "rockchip,rk3588-litcore-pvtm";
reg = <0x0 0xfda60000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@2 {
reg = <2>;
clocks = <&cru CLK_LITCORE_PVTM>, <&cru PCLK_LITCORE_PVTM>;
clock-names = "clk", "pclk";
};
};
pvtm@fdaf0000 {
compatible = "rockchip,rk3588-npu-pvtm";
reg = <0x0 0xfdaf0000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@3 {
reg = <3>;
clocks = <&cru CLK_NPU_PVTM>, <&cru PCLK_NPU_PVTM>;
clock-names = "clk", "pclk";
resets = <&cru SRST_NPU_PVTM>, <&cru SRST_P_NPU_PVTM>;
reset-names = "rts", "rst-p";
};
};
pvtm@fdb30000 {
compatible = "rockchip,rk3588-gpu-pvtm";
reg = <0x0 0xfdb30000 0x0 0x100>;
#address-cells = <1>;
#size-cells = <0>;
pvtm@4 {
reg = <4>;
clocks = <&cru CLK_GPU_PVTM>, <&cru PCLK_GPU_PVTM>;
clock-names = "clk", "pclk";
resets = <&cru SRST_GPU_PVTM>, <&cru SRST_P_GPU_PVTM>;
reset-names = "rts", "rst-p";
};
};
npu0_mmu: iommu@fdab9000 {
compatible = "rockchip,iommu-v2";
reg = <0x0 0xfdab9000 0x0 0x100>, <0x0 0xfdaba000 0x0 0x100>;