shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: Add i2c nodes for rk1808

Browse Source 
Change-Id: Idc9fe2e7b339dd30d770b1fe832bb170a670b393
Signed-off-by: David Wu <david.wu@rock-chips.com>
This commit is contained in:
David Wu
2018-07-14 16:59:17 +08:00
committed by Tao Huang
parent 40aa66fc68
commit a69c844831
1 changed files with 84 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

84
arch/arm64/boot/dts/rockchip/rk1808.dtsi
View File

@@ -12,6 +12,12 @@
#size-cells = <2>;
aliases {
i2c0 = &i2c0;
i2c1 = &i2c1;
i2c2 = &i2c2;
i2c3 = &i2c3;
i2c4 = &i2c4;
i2c5 = &i2c5;
serial2 = &uart2;
};
@@ -88,6 +94,19 @@
#size-cells = <1>;
};
i2c0: i2c@ff410000 {
compatible = "rockchip,rk3399-i2c";
reg = <0x0 0xff410000 0x0 0x1000>;
clocks = <&cru SCLK_I2C0>, <&cru PCLK_I2C0>;
clock-names = "i2c", "pclk";
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
//pinctrl-names = "default";
//pinctrl-0 = <&i2c0_xfer>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
pmucru: pmu-clock-controller@ff4d0000 {
compatible = "rockchip,rk1808-pmucru";
reg = <0x0 0xff4d0000 0x0 0x1000>;
@@ -113,6 +132,71 @@
};
};
i2c1: i2c@ff500000 {
compatible = "rockchip,rk3399-i2c";
reg = <0x0 0xff500000 0x0 0x1000>;
clocks = <&cru SCLK_I2C1>, <&cru PCLK_I2C1>;
clock-names = "i2c", "pclk";
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
//pinctrl-names = "default";
//pinctrl-0 = <&i2c1_xfer>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c2: i2c@ff504000 {
compatible = "rockchip,rk3399-i2c";
reg = <0x0 0xff504000 0x0 0x1000>;
clocks = <&cru SCLK_I2C2>, <&cru PCLK_I2C2>;
clock-names = "i2c", "pclk";
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
//pinctrl-names = "default";
//pinctrl-0 = <&i2c2_xfer>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c3: i2c@ff508000 {
compatible = "rockchip,rk3399-i2c";
reg = <0x0 0xff508000 0x0 0x1000>;
clocks = <&cru SCLK_I2C3>, <&cru PCLK_I2C3>;
clock-names = "i2c", "pclk";
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
//pinctrl-names = "default";
//pinctrl-0 = <&i2c3_xfer>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c4: i2c@ff50c000 {
compatible = "rockchip,rk3399-i2c";
reg = <0x0 0xff50c000 0x0 0x1000>;
clocks = <&cru SCLK_I2C4>, <&cru PCLK_I2C4>;
clock-names = "i2c", "pclk";
interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
//pinctrl-names = "default";
//pinctrl-0 = <&i2c4_xfer>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
i2c5: i2c@ff510000 {
compatible = "rockchip,rk3399-i2c";
reg = <0x0 0xff100000 0x0 0x1000>;
clocks = <&cru SCLK_I2C5>, <&cru PCLK_I2C5>;
clock-names = "i2c", "pclk";
interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
//pinctrl-names = "default";
//pinctrl-0 = <&i2c5_xfer>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
uart2: serial@ff550000 {
compatible = "rockchip,rk1808-uart", "snps,dw-apb-uart";
reg = <0x0 0xff550000 0x0 0x100>;