mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-08 03:40:35 +09:00
ASoC: rockchip: rk3328: add mclk for internal codec
Change-Id: I1fef0d0d7d7f7ef04531a33d8ff6ccebea1d1c7c Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
This commit is contained in:
@@ -40,10 +40,12 @@
|
||||
#define OUT_VOLUME (0x18)
|
||||
#define RK3328_GRF_SOC_CON2 (0x0408)
|
||||
#define RK3328_GRF_SOC_CON10 (0x0428)
|
||||
#define INITIAL_FREQ (11289600)
|
||||
|
||||
struct rk3328_codec_priv {
|
||||
struct regmap *regmap;
|
||||
struct regmap *grf;
|
||||
struct clk *mclk;
|
||||
struct clk *pclk;
|
||||
unsigned int sclk;
|
||||
int spk_depop_time; /* msec */
|
||||
@@ -479,6 +481,15 @@ static int rk3328_platform_probe(struct platform_device *pdev)
|
||||
|
||||
rk3328_analog_output(rk3328, 0);
|
||||
|
||||
rk3328->mclk = devm_clk_get(&pdev->dev, "mclk");
|
||||
if (IS_ERR(rk3328->mclk))
|
||||
return PTR_ERR(rk3328->mclk);
|
||||
|
||||
ret = clk_prepare_enable(rk3328->mclk);
|
||||
if (ret)
|
||||
return ret;
|
||||
clk_set_rate(rk3328->mclk, INITIAL_FREQ);
|
||||
|
||||
rk3328->pclk = devm_clk_get(&pdev->dev, "pclk");
|
||||
if (IS_ERR(rk3328->pclk)) {
|
||||
dev_err(&pdev->dev, "can't get acodec pclk\n");
|
||||
|
||||
Reference in New Issue
Block a user