shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-11 13:27:06 +09:00
Code Issues Packages Projects Releases Wiki Activity

[ARM] tegra: HACK Enable uart and clocks in uncompress.h

Browse Source 
Signed-off-by: Colin Cross <ccross@android.com>
This commit is contained in:
Colin Cross
2010-03-15 15:06:29 -07:00
parent 4bfc0da441
commit a8ba61048e
1 changed files with 62 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

62
arch/arm/mach-tegra/include/mach/uncompress.h
View File

@@ -43,14 +43,76 @@ static inline void flush(void)
{
}
static inline void konk_delay(int delay)
{
int i;
for (i = 0; i < (1000 * delay); i++) {
barrier();
}
}
static inline void arch_decomp_setup(void)
{
volatile u8 *uart = (volatile u8 *)TEGRA_DEBUG_UART_BASE;
int shift = 2;
volatile u32 *addr;
if (uart == NULL)
return;
/*
addr = (volatile u32 *)0x70000014;
*addr &= ~(1<<29);
addr = (volatile u32 *)0x70000084;
*addr &= ~(3<<2);
addr = (volatile u32 *)0x700000b0;
*addr &= ~(3<<24);
konk_delay(5);
*/
/* OSC_CTRL_0 */
/*addr = (volatile u32 *)0x60006050;*/
/* PLLP_BASE_0 */
addr = (volatile u32 *)0x600060a0;
*addr = 0x5011b00c;
/* PLLP_OUTA_0 */
addr = (volatile u32 *)0x600060a4;
*addr = 0x10031c03;
/* PLLP_OUTB_0 */
addr = (volatile u32 *)0x600060a8;
*addr = 0x06030a03;
/* PLLP_MISC_0 */
addr = (volatile u32 *)0x600060ac;
*addr = 0x00000800;
konk_delay(1000);
/* UARTD clock source is PLLP_OUT0 */
addr = (volatile u32 *)0x600061c0;
*addr = 0;
/* Enable clock to UARTD */
addr = (volatile u32 *)0x60006018;
*addr |= (1<<1);
konk_delay(5);
/* Deassert reset to UARTD */
addr = (volatile u32 *)0x6000600c;
*addr &= ~(1<<1);
konk_delay(5);
uart[UART_LCR << shift] |= UART_LCR_DLAB;
uart[UART_DLL << shift] = 0x75;
uart[UART_DLM << shift] = 0x0;