shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

nvmem: rockchip-otp: enable ecc and ecc-check for rk3568

Browse Source 
Change-Id: I1bc8880d7ba8c3236d51d6982bf3689063d907b9
Signed-off-by: Liang Chen <cl@rock-chips.com>
This commit is contained in:
Liang Chen
2021-02-08 16:22:39 +08:00
committed by Tao Huang
parent c95de52509
commit a8bfdf7855
1 changed files with 9 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/nvmem/rockchip-otp.c
View File

@@ -27,6 +27,7 @@
#define OTPC_USER_CTRL 0x0100
#define OTPC_USER_ADDR 0x0104
#define OTPC_USER_ENABLE 0x0108
#define OTPC_USER_QP 0x0120
#define OTPC_USER_Q 0x0124
#define OTPC_INT_STATUS 0x0304
#define OTPC_SBPI_CMD0_OFFSET 0x1000
@@ -255,6 +256,7 @@ static int rk3568_otp_read(void *context, unsigned int offset, void *val,
{
struct rockchip_otp *otp = context;
unsigned int addr_start, addr_end, addr_offset, addr_len;
unsigned int otp_qp;
u32 out_value;
u8 *buf;
int ret = 0, i = 0;
@@ -281,7 +283,7 @@ static int rk3568_otp_read(void *context, unsigned int offset, void *val,
goto disable_clks;
}
ret = px30_otp_ecc_enable(otp, false);
ret = px30_otp_ecc_enable(otp, true);
if (ret < 0) {
dev_err(otp->dev, "rockchip_otp_ecc_enable err\n");
goto disable_clks;
@@ -299,6 +301,12 @@ static int rk3568_otp_read(void *context, unsigned int offset, void *val,
dev_err(otp->dev, "timeout during read setup\n");
goto read_end;
}
otp_qp = readl(otp->base + OTPC_USER_QP);
if (((otp_qp & 0xc0) == 0xc0) || (otp_qp & 0x20)) {
ret = -EIO;
dev_err(otp->dev, "ecc check error during read setup\n");
goto read_end;
}
out_value = readl(otp->base + OTPC_USER_Q);
memcpy(&buf[i], &out_value, RK3568_NBYTES);
i += RK3568_NBYTES;