arm64: dts: rockchip: delete cpu-avs device node

Change-Id: I86dd02761a4156768af018c0c90a61afb0ff74a6
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
This commit is contained in:
Finley Xiao
2017-04-12 18:33:32 +08:00
committed by Huang, Tao
parent 6f34aaad21
commit b0005b79e4
4 changed files with 0 additions and 78 deletions

View File

@@ -186,20 +186,6 @@
};
};
cpu_avs: cpu-avs {
cluster0-avs {
cluster-id = <0>;
min-volt = <900000>; /* uV */
min-freq = <126000>; /* KHz */
leakage-adjust-volt = <
/* mA mA uV */
0 254 0
>;
nvmem-cells = <&cpu_leakage>;
nvmem-cell-names = "cpu_leakage";
};
};
amba {
compatible = "arm,amba-bus";
#address-cells = <1>;

View File

@@ -159,20 +159,6 @@
};
};
cpu_avs: cpu-avs {
cluster0-avs {
cluster-id = <0>;
min-volt = <950000>; /* uV */
min-freq = <408000>; /* KHz */
leakage-adjust-volt = <
/* mA mA uV */
0 254 0
>;
nvmem-cells = <&cpu_leakage>;
nvmem-cell-names = "cpu_leakage";
};
};
psci {
compatible = "arm,psci-1.0";
method = "smc";

View File

@@ -416,31 +416,6 @@
};
};
cpu_avs: cpu-avs {
cluster0-avs {
cluster-id = <0>;
min-volt = <950000>; /* uV */
min-freq = <216000>; /* KHz */
leakage-adjust-volt = <
/* mA mA uV */
0 254 0
>;
nvmem-cells = <&cpu_leakage>;
nvmem-cell-names = "cpu_leakage";
};
cluster1-avs {
cluster-id = <1>;
min-volt = <950000>; /* uV */
min-freq = <216000>; /* KHz */
leakage-adjust-volt = <
/* mA mA uV */
0 254 0
>;
nvmem-cells = <&cpu_leakage>;
nvmem-cell-names = "cpu_leakage";
};
};
arm-pmu {
compatible = "arm,armv8-pmuv3";
interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,

View File

@@ -187,31 +187,6 @@
};
};
cpu_avs: cpu-avs {
cluster0-avs {
cluster-id = <0>;
min-volt = <800000>; /* uV */
min-freq = <408000>; /* KHz */
leakage-adjust-volt = <
/* mA mA uV */
0 254 0
>;
nvmem-cells = <&cpul_leakage>;
nvmem-cell-names = "cpu_leakage";
};
cluster1-avs {
cluster-id = <1>;
min-volt = <800000>; /* uV */
min-freq = <408000>; /* KHz */
leakage-adjust-volt = <
/* mA mA uV */
0 254 0
>;
nvmem-cells = <&cpub_leakage>;
nvmem-cell-names = "cpu_leakage";
};
};
pmu_a53 {
compatible = "arm,cortex-a53-pmu";
interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW &ppi_cluster0>;