shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: rockchip: rv1126-pinctrl update by new version pin2dts

Browse Source 
The pin2dts tool has fixed some bugs, do generate the rv1126-pinctrl
codes with new tool.

Change-Id: Ie932397064bc8f0022cbdf9a6e8e4242cd4d8ad8
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
This commit is contained in:
Jianqun Xu
2020-12-02 14:36:24 +08:00
committed by Tao Huang
parent e28e51dabc
commit b4a884a2ff
9 changed files with 582 additions and 500 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/boot/dts/rv1109-38-v10-spi-nand.dts
View File

@@ -163,7 +163,7 @@
assigned-clock-rates = <50000000>;
pinctrl-names = "default";
pinctrl-0 = <&rmiim0_pins &gmac_clk_m0_drv_level0_pins>;
pinctrl-0 = <&rmiim0_miim &rgmiim0_rxer &rmiim0_bus2 &rgmiim0_mclkinout_level0>;
phy-handle = <&phy>;
status = "okay";

2
arch/arm/boot/dts/rv1126-38x38-v10-emmc.dts
View File

@@ -213,7 +213,7 @@
assigned-clock-parents = <&cru CLK_GMAC_RGMII_M0>, <&cru CLK_GMAC_SRC_M0>, <&cru RMII_MODE_CLK>;
pinctrl-names = "default";
pinctrl-0 = <&rmiim0_pins &gmac_clk_m0_pins>;
pinctrl-0 = <&rmiim0_miim &rgmiim0_rxer &rmiim0_bus2 &rgmiim0_mclkinout>;
phy-handle = <&phy>;
status = "okay";

2
arch/arm/boot/dts/rv1126-38x38-v10-spi-nor.dts
View File

@@ -193,7 +193,7 @@
assigned-clock-parents = <&cru CLK_GMAC_RGMII_M0>, <&cru CLK_GMAC_SRC_M0>, <&cru RMII_MODE_CLK>;
pinctrl-names = "default";
pinctrl-0 = <&rmiim0_pins &gmac_clk_m0_pins>;
pinctrl-0 = <&rmiim0_miim &rgmiim0_rxer &rmiim0_bus2 &rgmiim0_mclkinout>;
phy-handle = <&phy>;
status = "okay";

2
arch/arm/boot/dts/rv1126-evb-v10.dtsi
View File

@@ -581,7 +581,7 @@
assigned-clock-rates = <125000000>, <0>, <25000000>;
pinctrl-names = "default";
pinctrl-0 = <&rgmiim1_pins &clk_out_ethernetm1_pins>;
pinctrl-0 = <&rgmiim1_miim &rgmiim1_bus2 &rgmiim1_bus4 &clkm1_out_ethernet>;
tx_delay = <0x2a>;
rx_delay = <0x1a>;

2
arch/arm/boot/dts/rv1126-ipc2-ddr3-v10.dts
View File

@@ -104,7 +104,7 @@
assigned-clock-rates = <50000000>;
pinctrl-names = "default";
pinctrl-0 = <&rmiim0_pins &gmac_clk_m0_drv_level0_pins>;
pinctrl-0 = <&rmiim0_miim &rgmiim0_rxer &rmiim0_bus2 &rgmiim0_mclkinout_level0>;
phy-handle = <&phy>;
status = "okay";

1058
arch/arm/boot/dts/rv1126-pinctrl.dtsi
View File

File diff suppressed because it is too large Load Diff

4
arch/arm/boot/dts/rv1126-rmsl-ddr3-v1.dts
View File

@@ -207,8 +207,8 @@
//rx-sample-delay-ns = <10>;
//dma-names = "tx", "rx";
pinctrl-names = "default", "high_speed";
pinctrl-0 = <&spi0m1_clk &spi0m1_cs0n &spi0m1_cs0n &spi0m1_miso &spi0m1_mosi>;
pinctrl-1 = <&spi0m1_clk_hs &spi0m1_cs0n &spi0m1_miso_hs &spi0m1_mosi_hs>;
pinctrl-0 = <&spi0m1_cs0 &spi1m0_pins>;
pinctrl-1 = <&spi0m1_cs0 &spi1m0_pins_hs>;
spi_rk1608@00 {
compatible = "rockchip,rk1608";

2
arch/arm/boot/dts/rv1126-sphericalipc-ddr3-v10.dts
View File

@@ -106,7 +106,7 @@
assigned-clock-rates = <50000000>;
pinctrl-names = "default";
pinctrl-0 = <&rmiim0_pins &gmac_clk_m0_drv_level0_pins>;
pinctrl-0 = <&rmiim0_miim &rgmiim0_rxer &rmiim0_bus2 &rgmiim0_mclkinout_level0>;
phy-handle = <&phy>;
status = "okay";

8
arch/arm/boot/dts/rv1126.dtsi
View File

@@ -996,8 +996,8 @@
dmas = <&dmac 1>, <&dmac 0>;
dma-names = "tx", "rx";
pinctrl-names = "default", "high_speed";
pinctrl-0 = <&spi0m0_clk &spi0m0_cs0n &spi0m0_cs1n &spi0m0_miso &spi0m0_mosi>;
pinctrl-1 = <&spi0m0_clk_hs &spi0m0_cs0n &spi0m0_cs1n &spi0m0_miso_hs &spi0m0_mosi_hs>;
pinctrl-0 = <&spi0m0_cs0 &spi0m0_cs1 &spi0m0_pins>;
pinctrl-1 = <&spi0m0_cs0 &spi0m0_cs1 &spi0m0_pins_hs>;
status = "disabled";
};
@@ -1344,8 +1344,8 @@
dmas = <&dmac 3>, <&dmac 2>;
dma-names = "tx", "rx";
pinctrl-names = "default", "high_speed";
pinctrl-0 = <&spi1m0_clk &spi1m0_cs0n &spi1m0_cs1n &spi1m0_miso &spi1m0_mosi>;
pinctrl-1 = <&spi1m0_clk_hs &spi1m0_cs0n &spi1m0_cs1n &spi1m0_miso_hs &spi1m0_mosi_hs>;
pinctrl-0 = <&spi1m0_cs0 &spi1m0_cs1 &spi1m0_pins>;
pinctrl-1 = <&spi1m0_cs0 &spi1m0_cs1 &spi1m0_pins_hs>;
status = "disabled";
};