shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 02:50:49 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: add rv1126b-evb1-v10-dv

Browse Source 
Signed-off-by: Yu Zheng <yu.zheng@rock-chips.com>
Change-Id: Ia1f92180cbb30f0cbc5b178953285546bb03d268
This commit is contained in:
Yu Zheng
2025-04-01 15:49:19 +08:00
committed by Tao Huang
parent 1b0b28c21a
commit bbf494cc12
2 changed files with 55 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm64/boot/dts/rockchip/Makefile
View File

@@ -368,6 +368,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-tablet-v11.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb1-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb1-v10-bt-sco.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb1-v10-dual-4k.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb1-v10-dv.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb1-v10-spi-nor.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb2-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rv1126b-evb2-v10-mcu-k350c4516t.dtb

54
arch/arm64/boot/dts/rockchip/rv1126b-evb1-v10-dv.dts Normal file
View File

@@ -0,0 +1,54 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2025 Rockchip Electronics Co., Ltd.
*/
/dts-v1/;
#include "rv1126b.dtsi"
#include "rv1126b-evb.dtsi"
#include "rv1126b-evb-cam-csi0.dtsi"
#include "rv1126b-evb1-v10.dtsi"
/ {
model = "Rockchip RV1126B EVB1 V10 DV Board";
compatible = "rockchip,rv1126b-evb1-v10-dv", "rockchip,rv1126b";
chosen {
bootargs = "earlycon=uart8250,mmio32,0x20810000 console=ttyFIQ0 rw root=PARTUUID=614e0000-0000 rootfstype=ext4 rootwait snd_soc_core.prealloc_buffer_size_kbytes=16 coherent_pool=32K isolcpus=3 nohz_full=3";
};
};
&pinctrl {
inv {
inv_int1: inv-int1 {
rockchip,pins =
<4 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
};
};
};
&gpio4 {
interrupt-affinity = <&cpu0>, <&cpu0>, <&cpu0>, <&cpu3>;
interrupt-pins = <0>,
<0>,
<0>,
<RK_PIN_TO_BIT(RK_PA3)>;
};
&spi0 {
status = "okay";
max-freq = <24000000>;
pinctrl-names = "default";
pinctrl-0 = <&spi0m2_clk_pins &spi0m2_csn0_pins &inv_int1>;
icm42670: icm42670@0 {
compatible = "invensense,icm42670";
reg = <0x0>;
spi-max-frequency = <24000000>;
spi-cpha;
spi-cpol;
//vdd-supply = <&vcc_3v3_s0>;
int1-gpio = <&gpio4 RK_PA3 GPIO_ACTIVE_HIGH>;
interrupt-parent = <&gpio4>;
interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
status = "okay";
};
};