shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: rockchip: rk3288: fix build for SMP disable and static rk3288_sys_set_power_domain

Browse Source
This commit is contained in:
黄涛
2014-04-15 15:13:55 +08:00
parent 0ffd56dafe
commit bd34a0dcbd
1 changed files with 51 additions and 51 deletions
Download Patch File Download Diff File Expand all files Collapse all files

102
arch/arm/mach-rockchip/rk3288.c
View File

@@ -37,6 +37,7 @@
#include "cpu_axi.h"
#include "loader.h"
#include "sram.h"
#include "pm.h"
#define RK3288_DEVICE(name) \
{ \
@@ -324,12 +325,14 @@ static int rk3288_pmu_set_power_domain(enum pmu_power_domain pd, bool on)
RESTORE_QOS(hevc_r_qos, HEVC_R);
RESTORE_QOS(hevc_w_qos, HEVC_W);
} else if (pd >= PD_CPU_1 && pd <= PD_CPU_3) {
#ifdef CONFIG_SMP
writel_relaxed(0x20000 << (pd - PD_CPU_1), RK_CRU_VIRT + RK3288_CRU_SOFTRSTS_CON(0));
dsb();
udelay(10);
writel_relaxed(virt_to_phys(secondary_startup), RK3288_IMEM_VIRT + 8);
writel_relaxed(0xDEADBEAF, RK3288_IMEM_VIRT + 4);
dsb_sev();
#endif
}
else if (pd == PD_PERI) {
rk3288_pmu_set_idle_request(IDLE_REQ_PERI, false);
@@ -341,7 +344,54 @@ out:
return 0;
}
int rk3288_sys_set_power_domain(enum pmu_power_domain pd, bool on);
static int rk3288_sys_set_power_domain(enum pmu_power_domain pd, bool on)
{
u32 clks_ungating[RK3288_CRU_CLKGATES_CON_CNT];
u32 clks_save[RK3288_CRU_CLKGATES_CON_CNT];
u32 i, ret;
for (i = 0; i < RK3288_CRU_CLKGATES_CON_CNT; i++) {
clks_save[i] = cru_readl(RK3288_CRU_CLKGATES_CON(i));
clks_ungating[i] = 0;
}
switch (pd) {
case PD_GPU:
clks_ungating[5] = 0x1 << 7;
break;
case PD_VIDEO:
clks_ungating[3] = 0x1 << 11 | 0x1 << 10 | 0x1 << 9;
break;
case PD_VIO:
clks_ungating[3] =
0x1 << 0 | 0x1 << 1 | 0x1 << 2 | 0x1 << 3 | 0x1 << 4 | 0x1 << 5 |
0x1 << 11 | 0x1 << 12 | 0x1 << 13 | 0x1 << 14 | 0x1 << 15;
break;
case PD_HEVC:
clks_ungating[13] = 0x1 << 15 | 0x1 << 14 | 0x1 << 13;
break;
#if 0
case PD_CS:
clks_ungating[12] = 0x1 << 11 | 0x1 < 10 | 0x1 << 9 | 0x1 << 8;
break;
#endif
default:
break;
}
for (i = 0; i < RK3288_CRU_CLKGATES_CON_CNT; i++) {
if (clks_ungating[i])
cru_writel(clks_ungating[i] << 16, RK3288_CRU_CLKGATES_CON(i));
}
ret = rk3288_pmu_set_power_domain(pd, on);
for (i = 0; i < RK3288_CRU_CLKGATES_CON_CNT; i++) {
if (clks_ungating[i])
cru_writel(clks_save[i] | 0xffff0000, RK3288_CRU_CLKGATES_CON(i));
}
return ret;
}
static void __init rk3288_dt_init_timer(void)
{
@@ -460,56 +510,6 @@ static int __init rk3288_pie_init(void)
arch_initcall(rk3288_pie_init);
#ifdef CONFIG_PM
#include "pm-rk3288.c"
int rk3288_sys_set_power_domain(enum pmu_power_domain pd, bool on)
{
u32 clks_ungating[RK3288_CRU_CLKGATES_CON_CNT];
u32 clks_save[RK3288_CRU_CLKGATES_CON_CNT];
u32 i,ret;
for(i=0;i<RK3288_CRU_CLKGATES_CON_CNT;i++)
{
clks_save[i]=cru_readl(RK3288_CRU_CLKGATES_CON(i));
clks_ungating[i]=0;
}
switch(pd)
{
case PD_GPU:
clks_ungating[5]=0x1<<7;
break;
case PD_VIDEO:
clks_ungating[3]=0x1<<11|0x1<<10|0x1<<9;
break;
case PD_VIO:
clks_ungating[3]=0x1<<0|0x1<<2|0x1<<5|0x1<<4|0x1<<1|0x1<<3|0x1<<12|0x1<<13
|0x1<<14|0x1<<15|0x1<<12|0x1<<11;
break;
case PD_HEVC:
clks_ungating[13]=0x1<<15|0x1<<14|0x1<<13;
break;
#if 0
case PD_CS:
clks_ungating[12]=0x1<<11|0x1<10|0x1<<9|0x1<<8;
break;
#endif
default:
break;
}
for(i=0;i<RK3288_CRU_CLKGATES_CON_CNT;i++)
{
if(clks_ungating[i])
cru_writel(clks_ungating[i]<<16,RK3288_CRU_CLKGATES_CON(i));
}
ret=rk3288_pmu_set_power_domain(pd,on);
for(i=0;i<RK3288_CRU_CLKGATES_CON_CNT;i++)
{
if(clks_ungating[i])
cru_writel(clks_save[i]|0xffff0000,RK3288_CRU_CLKGATES_CON(i));
}
return ret;
}
static u32 rk_pmu_pwrdn_st;
static inline void rk_pm_soc_pd_suspend(void)