shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-05 02:21:52 +09:00
Code Issues Packages Projects Releases Wiki Activity

ODROID-M1: mmc/host: add to hardware reset capability

Browse Source 
Signed-off-by: ckkim <changkon12@gmail.com>
Change-Id: I7fe60513ce9706fc1d13345d190f9cde87ef34f9
This commit is contained in:
ckkim
2021-08-31 12:19:48 +09:00
committed by codewalkerster
parent 3b60b677a3
commit bdf0fdd2ab
1 changed files with 20 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
drivers/mmc/host/sdhci-of-dwcmshc.c
View File

@@ -61,6 +61,8 @@
#define DWCMSHC_EMMC_DLL_INC 8
#define DWCMSHC_EMMC_DLL_BYPASS BIT(24)
#define DWCMSHC_EMMC_DLL_DLYENA BIT(27)
#define DWCMSHC_EMMC_RST_N BIT(2)
#define DWCMSHC_EMMC_RST_N_OE BIT(3)
#define DLL_TAP_VALUE_SEL BIT(25)
#define DLL_TAP_VALUE_OFFSET 8
#define DLL_TXCLK_TAPNUM_DEFAULT 0x10
@@ -560,6 +562,23 @@ static void sdhci_dwcmshc_request_done(struct sdhci_host *host, struct mmc_reque
mmc_request_done(host->mmc, mrq);
}
static void dwcmshc_rk_hw_reset(struct sdhci_host *host)
{
u32 reg;
reg = sdhci_readl(host, DWCMSHC_EMMC_CONTROL);
reg |= DWCMSHC_EMMC_RST_N_OE;
reg &= ~DWCMSHC_EMMC_RST_N;
sdhci_writel(host, reg, DWCMSHC_EMMC_CONTROL);
udelay(20);
reg |= DWCMSHC_EMMC_RST_N;
sdhci_writel(host, reg, DWCMSHC_EMMC_CONTROL);
udelay(300);
return;
}
static const struct sdhci_ops sdhci_dwcmshc_ops = {
.set_clock = sdhci_set_clock,
.set_bus_width = sdhci_set_bus_width,
@@ -579,6 +598,7 @@ static const struct sdhci_ops sdhci_dwcmshc_rk35xx_ops = {
.adma_write_desc = dwcmshc_adma_write_desc,
.irq = dwcmshc_cqe_irq_handler,
.request_done = sdhci_dwcmshc_request_done,
.hw_reset = dwcmshc_rk_hw_reset,
};
static const struct sdhci_pltfm_data sdhci_dwcmshc_pdata = {