shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

video: rockchip: rga3: Fixup wrong rb swap on win0/win1

Browse Source 
Signed-off-by: Li Huang <putin.li@rock-chips.com>
Change-Id: I18271e9cdf3338a7b00fbf300d8f6e6f07ef5d9e
This commit is contained in:
Li Huang
2021-12-27 11:18:40 +08:00
committed by Tao Huang
parent 44f07bf4bc
commit c04287e5ad
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/video/rockchip/rga3/rga3_reg_info.c
View File

@@ -204,23 +204,23 @@ static void RGA3_set_reg_win0_info(u8 *base, struct rga3_req *msg)
win_format = 0x5;
pixel_width = 3;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_BGR_888:
win_format = 0x5;
pixel_width = 3;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_RGB_565:
win_format = 0x4;
pixel_width = 2;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_BGR_565:
win_format = 0x4;
pixel_width = 2;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_YVYU_422:
@@ -619,23 +619,23 @@ static void RGA3_set_reg_win1_info(u8 *base, struct rga3_req *msg)
win_format = 0x5;
pixel_width = 3;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_BGR_888:
win_format = 0x5;
pixel_width = 3;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_RGB_565:
win_format = 0x4;
pixel_width = 2;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_BGR_565:
win_format = 0x4;
pixel_width = 2;
win_interleaved = 2;
win_pix_swp = 1;
break;
case RGA2_FORMAT_YVYU_422: