shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: rk3568: fix up the mac clk definition error

Browse Source 
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Change-Id: I058a1f3997aca13c25bad769a492b91a0c5fd2f5
This commit is contained in:
Elaine Zhang
2020-11-18 11:00:40 +08:00
committed by Tao Huang
parent e13a0ea1af
commit c4dba0f561
1 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
drivers/clk/rockchip/clk-rk3568.c
View File

@@ -938,11 +938,11 @@ static struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {
FACTOR(0, "clk_gmac0_rx_div2", "clk_gmac0", 0, 1, 2),
FACTOR(0, "clk_gmac0_rx_div20", "clk_gmac0", 0, 1, 20),
MUX(SCLK_GMAC0_RGMII_SPEED, "clk_gmac0_rgmii_speed", mux_gmac0_rgmii_speed_p, CLK_SET_RATE_PARENT,
RK1808_CLKSEL_CON(31), 4, 2, MFLAGS),
RK3568_CLKSEL_CON(31), 4, 2, MFLAGS),
MUX(SCLK_GMAC0_RMII_SPEED, "clk_gmac0_rmii_speed", mux_gmac0_rmii_speed_p, CLK_SET_RATE_PARENT,
RK1808_CLKSEL_CON(31), 3, 1, MFLAGS),
RK3568_CLKSEL_CON(31), 3, 1, MFLAGS),
MUX(SCLK_GMAC0_RX_TX, "clk_gmac0_rx_tx", mux_gmac0_rx_tx_p, CLK_SET_RATE_PARENT,
RK1808_CLKSEL_CON(31), 0, 2, MFLAGS),
RK3568_CLKSEL_CON(31), 0, 2, MFLAGS),
/* PD_USB */
COMPOSITE_NODIV(ACLK_USB, "aclk_usb", gpll300_gpll200_gpll100_xin24m_p, 0,
@@ -992,11 +992,11 @@ static struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {
FACTOR(0, "clk_gmac1_rx_div2", "clk_gmac1", 0, 1, 2),
FACTOR(0, "clk_gmac1_rx_div20", "clk_gmac1", 0, 1, 20),
MUX(SCLK_GMAC1_RGMII_SPEED, "clk_gmac1_rgmii_speed", mux_gmac1_rgmii_speed_p, CLK_SET_RATE_PARENT,
RK1808_CLKSEL_CON(33), 4, 2, MFLAGS),
RK3568_CLKSEL_CON(33), 4, 2, MFLAGS),
MUX(SCLK_GMAC1_RMII_SPEED, "clk_gmac1_rmii_speed", mux_gmac1_rmii_speed_p, CLK_SET_RATE_PARENT,
RK1808_CLKSEL_CON(32), 3, 1, MFLAGS),
RK3568_CLKSEL_CON(33), 3, 1, MFLAGS),
MUX(SCLK_GMAC1_RX_TX, "clk_gmac1_rx_tx", mux_gmac1_rx_tx_p, CLK_SET_RATE_PARENT,
RK1808_CLKSEL_CON(33), 0, 2, MFLAGS),
RK3568_CLKSEL_CON(33), 0, 2, MFLAGS),
/* PD_PERI */
COMPOSITE_NODIV(ACLK_PERIMID, "aclk_perimid", gpll300_gpll200_gpll100_xin24m_p, CLK_IGNORE_UNUSED,