shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity

phy: rockchip-inno-combphy: Add set phy mode support

Browse Source 
Innosilicon combophy for PCIe still need different
configuration between EP and RC mode.

Change-Id: I48fb3f7bc2b73cba1adc4ba026b751dbe227a30f
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
This commit is contained in:
Shawn Lin
2018-10-24 14:15:10 +08:00
committed by Tao Huang
parent 77b7a28fbf
commit c770679ea0
1 changed files with 22 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
drivers/phy/rockchip/phy-rockchip-inno-combphy.c
View File

@@ -348,9 +348,31 @@ static int rockchip_combphy_u3_cp_test(struct phy *phy)
return ret;
}
static int rockchip_combphy_set_mode(struct phy *phy, enum phy_mode mode)
{
struct rockchip_combphy_priv *priv = phy_get_drvdata(phy);
u32 reg;
if (priv->phy_type != PHY_TYPE_PCIE)
return -EINVAL;
reg = readl(priv->mmio + 0x21a8);
if (PHY_MODE_PCIE_EP == mode)
reg |= (0x1 << 2);
else if (PHY_MODE_PCIE_RC == mode)
reg &= ~(0x1 << 2);
else
return -EINVAL;
writel(reg, priv->mmio + 0x21a8);
return 0;
}
static const struct phy_ops rockchip_combphy_ops = {
.init = rockchip_combphy_init,
.exit = rockchip_combphy_exit,
.set_mode = rockchip_combphy_set_mode,
.cp_test = rockchip_combphy_u3_cp_test,
.owner = THIS_MODULE,
};