ARM: dts: rockchip: add the needed power domain node on rk3036

As the vpu needed handle the power domain for reset function, this patch
supported the vpu domain for rk3036 Socs.

Change-Id: I67ad6085e2eb9a213c364d58713f02cc78ce6849
Signed-off-by: Caesar Wang <wxt@rock-chips.com>
This commit is contained in:
Caesar Wang
2017-11-28 15:22:32 +08:00
committed by Tao Huang
parent 6eae1f83d8
commit ca06404ae5

View File

@@ -5,6 +5,7 @@
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/clock/rk3036-cru.h>
#include <dt-bindings/power/rk3036-power.h>
#include <dt-bindings/soc/rockchip,boot-mode.h>
/ {
@@ -199,6 +200,7 @@
assigned-clocks = <&cru ACLK_VCODEC>;
assigned-clock-rates = <297000000>;
assigned-clock-parents = <&cru PLL_GPLL>;
power-domains = <&power RK3036_PD_VPU>;
status = "disabled";
};
@@ -210,6 +212,7 @@
interrupt-names = "irq_dec";
iommus = <&vpu_mmu>;
allocator = <1>;
power-domains = <&power RK3036_PD_VPU>;
};
vpu_mmu: iommu@10108800 {
@@ -218,6 +221,7 @@
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "vpu_mmu";
#iommu-cells = <0>;
power-domains = <&power RK3036_PD_VPU>;
status = "disabled";
};
@@ -229,6 +233,7 @@
interrupt-names = "irq_dec";
allocator = <1>;
iommus = <&hevc_mmu>;
power-domains = <&power RK3036_PD_VPU>;
};
hevc_mmu: iommu@1010c440 {
@@ -237,6 +242,7 @@
interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "hevc_mmu";
#iommu-cells = <0>;
power-domains = <&power RK3036_PD_VPU>;
status = "disabled";
};
@@ -257,6 +263,7 @@
resets = <&cru SRST_VCODEC_A>, <&cru SRST_VCODEC_H>,
<&cru SRST_HEVC>;
reset-names = "video_a", "video_h", "video";
power-domains = <&power RK3036_PD_VPU>;
status = "disabled";
};
@@ -442,6 +449,21 @@
mode-loader = <BOOT_BL_DOWNLOAD>;
mode-ums = <BOOT_UMS>;
};
power: power-controller {
compatible = "rockchip,rk3036-power-controller";
#power-domain-cells = <1>;
#address-cells = <1>;
#size-cells = <0>;
pd_vpu@RK3036_PD_VPU {
reg = <RK3036_PD_VPU>;
clocks = <&cru ACLK_VCODEC>,
<&cru HCLK_VCODEC>,
<&cru ACLK_HEVC>;
};
};
};
acodec: acodec-ana@20030000 {