shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 11:50:43 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: nvr: incluede rk3568-nvr-linux instead of rk3568-linux

Browse Source 
Signed-off-by: Huang zhibao <hzb@rock-chips.com>
Change-Id: I954c67c806714e72043e9613e7fa13d1e04069cf
This commit is contained in:
Huang zhibao
2021-06-01 11:04:24 +08:00
committed by Tao Huang
parent b541643572
commit caf0e14b16
5 changed files with 59 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/rockchip/rk3568-nvr-demo-v10-linux-spi-nand.dts
View File

@@ -6,7 +6,7 @@
/dts-v1/;
#include "rk3568-nvr-demo-v10.dtsi"
#include "rk3568-linux.dtsi"
#include "rk3568-nvr-linux.dtsi"
/ {
model = "Rockchip RK3568 NVR DEMO DDR4 V10 Linux SPI NAND Board";

2
arch/arm64/boot/dts/rockchip/rk3568-nvr-demo-v10-linux.dts
View File

@@ -7,7 +7,7 @@
/dts-v1/;
#include "rk3568-nvr-demo-v10.dtsi"
#include "rk3568-linux.dtsi"
#include "rk3568-nvr-linux.dtsi"
/ {
model = "Rockchip RK3568 NVR DEMO DDR4 V10 Linux Board";

2
arch/arm64/boot/dts/rockchip/rk3568-nvr-demo-v12-linux-spi-nand.dts
View File

@@ -6,7 +6,7 @@
/dts-v1/;
#include "rk3568-nvr-demo-v12.dtsi"
#include "rk3568-linux.dtsi"
#include "rk3568-nvr-linux.dtsi"
/ {
model = "Rockchip RK3568 NVR DEMO DDR4 V12 Linux SPI NAND Board";

2
arch/arm64/boot/dts/rockchip/rk3568-nvr-demo-v12-linux.dts
View File

@@ -7,7 +7,7 @@
/dts-v1/;
#include "rk3568-nvr-demo-v12.dtsi"
#include "rk3568-linux.dtsi"
#include "rk3568-nvr-linux.dtsi"
/ {
model = "Rockchip RK3568 NVR DEMO DDR4 V12 Linux Board";

55
arch/arm64/boot/dts/rockchip/rk3568-nvr-linux.dtsi Normal file
View File

@@ -0,0 +1,55 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/ {
chosen: chosen {
bootargs = "earlycon=uart8250,mmio32,0xfe660000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rw rootwait";
};
fiq-debugger {
compatible = "rockchip,fiq-debugger";
rockchip,serial-id = <2>;
rockchip,wake-irq = <0>;
/* If enable uart uses irq instead of fiq */
rockchip,irq-mode-enable = <1>;
rockchip,baudrate = <1500000>; /* Only 115200 and 1500000 */
interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&uart2m0_xfer>;
status = "okay";
};
debug: debug@fd904000 {
compatible = "rockchip,debug";
reg = <0x0 0xfd904000 0x0 0x1000>,
<0x0 0xfd905000 0x0 0x1000>,
<0x0 0xfd906000 0x0 0x1000>,
<0x0 0xfd907000 0x0 0x1000>;
};
cspmu: cspmu@fd90c000 {
compatible = "rockchip,cspmu";
reg = <0x0 0xfd90c000 0x0 0x1000>,
<0x0 0xfd90d000 0x0 0x1000>,
<0x0 0xfd90e000 0x0 0x1000>,
<0x0 0xfd90f000 0x0 0x1000>;
};
};
&reserved_memory {
ramoops: ramoops@110000 {
compatible = "ramoops";
reg = <0x0 0x110000 0x0 0xf0000>;
record-size = <0x20000>;
console-size = <0x80000>;
ftrace-size = <0x00000>;
pmsg-size = <0x50000>;
};
};
&rng {
status = "okay";
};