shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ODROID-COMMON: hdmitx: custombuilt: consider hdmi pll output under 1GHz" into odroidc4-4.9.y

Browse Source
This commit is contained in:
Dongjin Kim
2020-03-23 13:26:44 +09:00
committed by Gerrit Code Review
parent 7b2c9b5f7d c43e8000a5
commit ccfed8f8a9
1 changed files with 15 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
drivers/amlogic/media/vout/hdmitx/hdmi_tx_20/hw/hw_clk.c
View File

@@ -1155,13 +1155,23 @@ next:
#if defined(CONFIG_ARCH_MESON64_ODROID_COMMON)
/* FIXME : consider pixel clocks over 200MHz */
if (vic == HDMI_CUSTOMBUILT) {
pr_info("[n2][%s] vic == HDMI_CUSTOMBUILT\n", __func__);
custom_timing = get_custom_timing();
p_enc[j].hpll_clk_out = (custom_timing->frac_freq * 10);
/* control od dividers */
p_enc[j].od1 = 1;
p_enc[j].od2 = 1;
p_enc[j].od3 = 2;
pr_info("[N2][%s] vic == HDMI_CUSTOMBUILT, frac_freq %d\n",
__func__, custom_timing->frac_freq);
/* check if hpll clk output is under (100*10)MHz */
if (p_enc[j].hpll_clk_out < 1000000) {
p_enc[j].hpll_clk_out *= 4;
/* control od dividers */
p_enc[j].od1 = 4;
p_enc[j].od2 = 1;
p_enc[j].od3 = 2;
} else {
/* control od dividers */
p_enc[j].od1 = 1;
p_enc[j].od2 = 1;
p_enc[j].od3 = 2;
}
}
#endif