shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

crypto: rockchip: add module compile support

Browse Source 
Change-Id: I661fe4e75b77b7995bc0303773c992d6d93ddf7e
Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
This commit is contained in:
Lin Jinhan
2020-06-29 09:36:41 +08:00
committed by Tao Huang
parent ff3ba38a27
commit cfa5f18187
3 changed files with 23 additions and 42 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
drivers/crypto/Kconfig
View File

@@ -642,7 +642,8 @@ config CRYPTO_DEV_SUN4I_SS_PRNG
the Pseudo-Random Number Generator found in the Security System.
config CRYPTO_DEV_ROCKCHIP
tristate
tristate "Rockchip's Cryptographic Engine driver"
depends on OF && ARCH_ROCKCHIP
select CRYPTO_AES
select CRYPTO_DES
select CRYPTO_MD5
@@ -651,24 +652,9 @@ config CRYPTO_DEV_ROCKCHIP
select CRYPTO_HASH
select CRYPTO_BLKCIPHER
config CRYPTO_DEV_ROCKCHIP_V1
tristate "Rockchip's Cryptographic Engine V1 driver"
depends on OF && ARCH_ROCKCHIP
select CRYPTO_DEV_ROCKCHIP
help
This driver interfaces with the hardware crypto accelerator.
Supporting cbc/ecb chainmode, and aes/des/des3_ede cipher mode.
It currently supports rk3288.
config CRYPTO_DEV_ROCKCHIP_V2
tristate "Rockchip's Cryptographic Engine V2 driver"
depends on OF && ARCH_ROCKCHIP
select CRYPTO_DEV_ROCKCHIP
help
This driver interfaces with the hardware crypto accelerator.
Supporting cbc/ecb chainmode, and aes/des/des3_ede cipher mode.
Supporting aes-xts cipher mode.
It currently supports px30.
config CRYPTO_DEV_MEDIATEK
tristate "MediaTek's EIP97 Cryptographic Engine driver"

10
drivers/crypto/rockchip/Makefile
View File

@@ -1,4 +1,6 @@
obj-$(CONFIG_CRYPTO_DEV_ROCKCHIP) += rk_crypto_core.o
obj-$(CONFIG_CRYPTO_DEV_ROCKCHIP_V1) += rk_crypto_v1_ahash.o
obj-$(CONFIG_CRYPTO_DEV_ROCKCHIP_V1) += rk_crypto_v1_ablkcipher.o
obj-$(CONFIG_CRYPTO_DEV_ROCKCHIP_V2) += rk_crypto_v2_ablkcipher.o
# SPDX-License-Identifier: GPL-2.0-only
obj-$(CONFIG_CRYPTO_DEV_ROCKCHIP) += rk_crypto.o
rk_crypto-objs := rk_crypto_core.o \
rk_crypto_v1_ahash.o \
rk_crypto_v1_ablkcipher.o \
rk_crypto_v2_ablkcipher.o

37
drivers/crypto/rockchip/rk_crypto_core.c
View File

@@ -277,23 +277,22 @@ static void rk_crypto_action(void *data)
reset_control_assert(crypto_info->rst);
}
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP_V2
static const char * const px30_crypto_clks[] = {
static const char * const crypto_v2_clks[] = {
"hclk",
"aclk",
"sclk",
"apb_pclk",
};
static const char * const px30_crypto_rsts[] = {
static const char * const crypto_v2_rsts[] = {
"crypto-rst",
};
static struct rk_crypto_tmp *px30_cipher_algs[] = {
&rk_v2_ecb_aes_alg,
&rk_v2_cbc_aes_alg,
&rk_v2_ecb_des_alg,
&rk_v2_xts_aes_alg,
&rk_v2_ecb_des_alg,
&rk_v2_cbc_des_alg,
&rk_v2_ecb_des3_ede_alg,
&rk_v2_cbc_des3_ede_alg,
@@ -302,26 +301,23 @@ static struct rk_crypto_tmp *px30_cipher_algs[] = {
static const struct rk_crypto_soc_data px30_soc_data = {
.cipher_algs = &px30_cipher_algs[0],
.cipher_num = ARRAY_SIZE(px30_cipher_algs),
.clks = px30_crypto_clks,
.clks_num = ARRAY_SIZE(px30_crypto_clks),
.rsts = px30_crypto_rsts,
.rsts_num = ARRAY_SIZE(px30_crypto_rsts),
.clks = crypto_v2_clks,
.clks_num = ARRAY_SIZE(crypto_v2_clks),
.rsts = crypto_v2_rsts,
.rsts_num = ARRAY_SIZE(crypto_v2_rsts),
.hw_init = rk_hw_crypto_v2_init,
.hw_deinit = rk_hw_crypto_v2_deinit,
.hw_info_size = sizeof(struct rk_hw_crypto_v2_info),
};
#endif
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP_V1
static const char * const rk3288_crypto_clks[] = {
static const char * const crypto_v1_clks[] = {
"hclk",
"aclk",
"sclk",
"apb_pclk",
};
static const char * const rk3288_crypto_rsts[] = {
static const char * const crypto_v1_rsts[] = {
"crypto-rst",
};
@@ -340,29 +336,26 @@ static struct rk_crypto_tmp *rk3288_cipher_algs[] = {
static const struct rk_crypto_soc_data rk3288_soc_data = {
.cipher_algs = &rk3288_cipher_algs[0],
.cipher_num = ARRAY_SIZE(rk3288_cipher_algs),
.clks = rk3288_crypto_clks,
.clks_num = ARRAY_SIZE(rk3288_crypto_clks),
.rsts = rk3288_crypto_rsts,
.rsts_num = ARRAY_SIZE(rk3288_crypto_rsts),
.clks = crypto_v1_clks,
.clks_num = ARRAY_SIZE(crypto_v1_clks),
.rsts = crypto_v1_rsts,
.rsts_num = ARRAY_SIZE(crypto_v1_rsts),
.hw_init = rk_hw_crypto_v1_init,
.hw_deinit = rk_hw_crypto_v1_deinit,
.hw_info_size = sizeof(struct rk_hw_crypto_v1_info),
};
#endif
static const struct of_device_id crypto_of_id_table[] = {
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP_V2
/* crypto v2 in belows */
{
.compatible = "rockchip,px30-crypto",
.data = (void *)&px30_soc_data,
},
#endif
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP_V1
/* crypto v1 in belows */
{
.compatible = "rockchip,rk3288-crypto",
.data = (void *)&rk3288_soc_data,
},
#endif
{ /* sentinel */ }
};