shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

p241: dts: remove vpu default config in dts, only left clk_level

Browse Source 
PD#161337: p241: dts: remove vpu default config in dts, only left clk_level

Change-Id: I3f993324f493417227c9325017c0c346d129320f
Signed-off-by: Evoke Zhang <evoke.zhang@amlogic.com>
This commit is contained in:
Evoke Zhang
2018-03-02 11:07:07 +08:00
committed by Jianxin Pan
parent 53fdcb83d6
commit d5a6b7027d
4 changed files with 0 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
arch/arm64/boot/dts/amlogic/gxl_p241_1g.dts
View File

@@ -144,15 +144,6 @@
};
vpu {
compatible = "amlogic, vpu";
dev_name = "vpu";
status = "ok";
clocks = <&clkc CLKID_VPU_MUX
&clkc CLKID_VAPB_MUX
&clkc CLKID_VPU_INTR>;
clock-names = "vpu_clk",
"vapb_clk",
"vpu_intr";
clk_level = <2>;
/* 0: 100.0M 1: 166.7M 2: 200.0M 3: 250.0M */
/* 4: 333.3M 5: 400.0M 6: 500.0M 7: 666.7M */

9
arch/arm64/boot/dts/amlogic/gxl_p241_1g_buildroot.dts
View File

@@ -142,15 +142,6 @@
};
vpu {
compatible = "amlogic, vpu";
dev_name = "vpu";
status = "ok";
clocks = <&clkc CLKID_VPU_MUX
&clkc CLKID_VAPB_MUX
&clkc CLKID_VPU_INTR>;
clock-names = "vpu_clk",
"vapb_clk",
"vpu_intr";
clk_level = <2>;
/* 0: 100.0M 1: 166.7M 2: 200.0M 3: 250.0M */
/* 4: 333.3M 5: 400.0M 6: 500.0M 7: 666.7M */

9
arch/arm64/boot/dts/amlogic/gxl_p241_v2-1g.dts
View File

@@ -144,15 +144,6 @@
};
vpu {
compatible = "amlogic, vpu";
dev_name = "vpu";
status = "ok";
clocks = <&clkc CLKID_VPU_MUX
&clkc CLKID_VAPB_MUX
&clkc CLKID_VPU_INTR>;
clock-names = "vpu_clk",
"vapb_clk",
"vpu_intr";
clk_level = <2>;
/* 0: 100.0M 1: 166.7M 2: 200.0M 3: 250.0M */
/* 4: 333.3M 5: 400.0M 6: 500.0M 7: 666.7M */

9
arch/arm64/boot/dts/amlogic/gxl_p241_v2_1g_buildroot.dts
View File

@@ -142,15 +142,6 @@
};
vpu {
compatible = "amlogic, vpu";
dev_name = "vpu";
status = "ok";
clocks = <&clkc CLKID_VPU_MUX
&clkc CLKID_VAPB_MUX
&clkc CLKID_VPU_INTR>;
clock-names = "vpu_clk",
"vapb_clk",
"vpu_intr";
clk_level = <2>;
/* 0: 100.0M 1: 166.7M 2: 200.0M 3: 250.0M */
/* 4: 333.3M 5: 400.0M 6: 500.0M 7: 666.7M */