shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-10 21:07:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

ge2d: fix strechblit issue for GE2D [1/1]

Browse Source 
PD#SWPL-4075

Problem:
dst data is not normal by using strechblit function
such as 1920x1080 --> 640x360

Solution:
add bit width restriction for
horizontal scaler initial phase

Verify:
verified on g12b-w400

Change-Id: Ibcd85cc08f49254e90100beb952e711736531134
Signed-off-by: Jian Cao <jian.cao@amlogic.com>

ge2d: add enhanced hsc adv num support [2/2]

PD#SWPL-4075

Problem:
add enhanced hsc adv num support

Solution:
add enhanced hsc adv num support

Verify:
verified on g12b-w400

Change-Id: I13b52a0b10e8f3830c57ff691ef3472a34cbe89c
Signed-off-by: Jian Cao <jian.cao@amlogic.com>
This commit is contained in:
Jian Cao
2019-01-10 16:55:53 +08:00
committed by Chris KIM
parent b4b9a897f7
commit d7e0a9267e
2 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/amlogic/media/common/ge2d/ge2d_hw.c
View File

@@ -910,9 +910,7 @@ void ge2d_set_cmd(struct ge2d_cmd_s *cfg)
cfg->hsc_div_length = (124 << 24) / cfg->hsc_phase_step;
multo = cfg->hsc_phase_step * cfg->hsc_div_length;
#ifndef CONFIG_GE2D_ADV_NUM
cfg->hsc_adv_num = multo >> 24;
#endif
cfg->hsc_adv_phase = multo & 0xffffff;
}
@@ -990,10 +988,12 @@ void ge2d_set_cmd(struct ge2d_cmd_s *cfg)
);
if (cfg->hsc_adv_num > 255)
cfg->hsc_adv_num = cfg->hsc_adv_num >> 8;
else
cfg->hsc_adv_num = 0;
ge2d_reg_write(GE2D_HSC_INI_CTRL,
(cfg->hsc_rpt_p0_num << 29) |
(cfg->hsc_adv_num << 24) |
(cfg->hsc_ini_phase << 0)
((cfg->hsc_ini_phase & 0xffffff) << 0)
);
#else
ge2d_reg_write(GE2D_HSC_ADV_CTRL,
@@ -1002,7 +1002,7 @@ void ge2d_set_cmd(struct ge2d_cmd_s *cfg)
);
ge2d_reg_write(GE2D_HSC_INI_CTRL,
(cfg->hsc_rpt_p0_num << 29) |
(cfg->hsc_ini_phase << 0)
((cfg->hsc_ini_phase & 0xffffff) << 0)
);
#endif

2
include/linux/amlogic/media/ge2d/ge2d.h
View File

@@ -37,7 +37,7 @@ enum ge2d_memtype_s {
#define MAX_BITBLT_WORK_CONFIG 4
#define MAX_GE2D_CMD 32 /* 64 */
/* #define CONFIG_GE2D_ADV_NUM */
#define CONFIG_GE2D_ADV_NUM
#define CONFIG_GE2D_SRC2
#define GE2D_STATE_IDLE 0
#define GE2D_STATE_RUNNING 1