shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 04:10:18 +09:00
Code Issues Packages Projects Releases Wiki Activity

ODROID-C5: Add display_vu7c

Browse Source 
Signed-off-by: nealilia <neal.kim@hardkernel.com>
Change-Id: Ibb63dc0baa587ca159537171b02e38e5aaf085ca
This commit is contained in:
nealilia
2025-06-09 16:50:16 +09:00
committed by Dongjin Kim
parent 72460c3725
commit de1eb00125
4 changed files with 1175 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/gpu/drm/bridge/Kconfig
View File

@@ -258,6 +258,14 @@ config DRM_TOSHIBA_TC358767
help
Toshiba TC358767 eDP bridge chip driver.
config DRM_LT8619C_QC4011
tristate "LT8619c HDMI to LVDS Converter"
depends on OF
select DRM_KMS_HELPER
select REGMAP_I2C
help
lt8619c chip driver
config DRM_TOSHIBA_TC358768
tristate "Toshiba TC358768 MIPI DSI bridge"
depends on OF

4
drivers/gpu/drm/bridge/Makefile
View File

@@ -1,4 +1,7 @@
# SPDX-License-Identifier: GPL-2.0
ccflags-y := -Iinclude/drm -Icommon_drivers/include/drm
obj-$(CONFIG_DRM_CDNS_DSI) += cdns-dsi.o
obj-$(CONFIG_DRM_CHIPONE_ICN6211) += chipone-icn6211.o
obj-$(CONFIG_DRM_CHRONTEL_CH7033) += chrontel-ch7033.o
@@ -29,6 +32,7 @@ obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o
obj-$(CONFIG_DRM_TI_TPD12S015) += ti-tpd12s015.o
obj-$(CONFIG_DRM_NWL_MIPI_DSI) += nwl-dsi.o
obj-$(CONFIG_DRM_ITE_IT66121) += ite-it66121.o
obj-$(CONFIG_DRM_LT8619C_QC4011) += lt8619c-qc4011.o
obj-y += analogix/
obj-y += cadence/

1056
drivers/gpu/drm/bridge/lt8619c-qc4011.c Normal file
View File

File diff suppressed because it is too large Load Diff

107
drivers/gpu/drm/bridge/lt8619c.h Normal file
View File

@@ -0,0 +1,107 @@
/*
* LT8619C HDMI to LVDS converter + TFT-LCD 080-QC4011
*
* Copyright (C) 2020 Hardkernel Co., Ltd.
*
* Author : Joy Cho <joy.cho@hardkernel.com>
*
* The base initial code of this driver is from Lotium semiconductor
* and output signal of LT8619C is fixed as following.
* - resolution 1024x768
* - 1 port LVDS
* - 8bit, DE timing mode
*/
#ifndef __LT8619C_H
#define __LT8619C_H
#undef USE_EXTERNAL_HDCPKEY
#undef DDR_CLK
struct video_timing {
uint32_t pixel_clk;
uint16_t hfp;
uint16_t hs;
uint16_t hbp;
uint16_t hact;
uint16_t htotal;
uint16_t vfp;
uint16_t vs;
uint16_t vbp;
uint16_t vact;
uint16_t vtotal;
};
enum LT8619C_OUTPUTMODE_ENUM {
OUTPUT_RGB888 = 0,
OUTPUT_RGB666,
OUTPUT_RGB565,
OUTPUT_YCBCR444,
OUTPUT_YCBCR422_16BIT,
OUTPUT_YCBCR422_20BIT,
OUTPUT_YCBCR422_24BIT,
OUTPUT_BT656_8BIT,
OUTPUT_BT656_10BIT,
OUTPUT_BT656_12BIT,
OUTPUT_BT1120_16BIT,
OUTPUT_BT1120_20BIT,
OUTPUT_BT1120_24BIT,
OUTPUT_LVDS_2_PORT,
OUTPUT_LVDS_1_PORT
};
#define LT8619C_OUTPUTMODE OUTPUT_RGB888
enum LT8619C_AUDIOINPUT_MODE {
I2S_2CH = 0,
SPDIF
};
#define Audio_Input_Mode I2S_2CH
enum {
COLOR_RGB = 0x00,
COLOR_YCBCR444 = 0x40,
COLOR_YCBCR422 = 0x20
};
#define LT8619C_OUTPUTCOLOR COLOR_RGB
enum {
NO_DATA = 0x00,
ITU_601 = 0x40,
ITU_709 = 0x80,
EXTENDED_COLORIETRY = 0xc0
};
enum {
xvYCC601 = 0x00,
xvYCC709 = 0x10
//FUTURE_COLORIETRY
};
enum {
DEFAULT_RANGE = 0x00,
LIMIT_RANGE = 0x04,
FULL_RANGE = 0x08,
RESERVED_VAL = 0xc0
};
struct _LT8619C_RXStatus {
bool flag_RXClkStable;
bool flag_RXClkDetected;
bool flag_RXPLLLocked;
bool Flag_HsyncStable;
bool input_hdmimode;
uint8_t input_vic;
uint8_t input_colorspace;
uint8_t input_colordepth;
uint8_t input_colorimetry;
uint8_t input_ex_colorimetry;
uint8_t input_QuantRange;
uint8_t input_PRfactor;
uint8_t input_videoindex;
uint32_t ClkFreqValCurrent;
uint32_t ClkFreqValPrevious;
};
#endif /* __LT8619C_H */