shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: Remove pll_px30 pll type

Browse Source 
Change-Id: I96068286edc8e79aa1150553fed16b42b446fc3f
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
This commit is contained in:
Finley Xiao
2018-05-09 14:24:35 +08:00
committed by Tao Huang
parent eb715d2b4e
commit e04294acdf
2 changed files with 1 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/clk/rockchip/clk-pll.c
View File

@@ -1403,8 +1403,7 @@ struct clk *rockchip_clk_register_pll(struct rockchip_clk_provider *ctx,
pll_mux->lock = &ctx->lock;
pll_mux->hw.init = &init;
if (pll_type == pll_px30 ||
pll_type == pll_rk3036 ||
if (pll_type == pll_rk3036 ||
pll_type == pll_rk3066 ||
pll_type == pll_rk3328 ||
pll_type == pll_rk3366 ||
@@ -1456,7 +1455,6 @@ struct clk *rockchip_clk_register_pll(struct rockchip_clk_provider *ctx,
}
switch (pll_type) {
case pll_px30:
case pll_rk3036:
case pll_rk3328:
if (!pll->rate_table)

1
drivers/clk/rockchip/clk.h
View File

@@ -186,7 +186,6 @@ struct clk;
#define RK3399_PMU_GATEDIS_CON(x) ((x) * 0x4 + 0x130)
enum rockchip_pll_type {
pll_px30,
pll_rk3036,
pll_rk3066,
pll_rk3328,