shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 04:10:18 +09:00
Code Issues Packages Projects Releases Wiki Activity

dts: rk3126\rk3126b: modify VIO clocks to slove VIO idle fail problem

Browse Source 
In rk3126, when aclk_vio0\aclk_vio1\hclk_vio were reparented from the
default parent gpll_div2 to gpll in clk_init, the temporary rates
are too high and may lead to failture in VIO idle_request later.
To slove this problem, VIO clocks are modified to auto select parent
and consider the order of reparent and set_div when set_rate.

Signed-off-by: dkl <dkl@rock-chips.com>
This commit is contained in:
dkl
2015-02-10 11:01:25 +08:00
parent cb6303521d
commit e57670a8e1
1 changed files with 15 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
arch/arm/boot/dts/rk3126.dtsi
View File

@@ -8,6 +8,19 @@
clocks = <&dummy>;
};
&aclk_vio0_pre_div {
rockchip,flags = <CLK_SET_RATE_PARENT_IN_ORDER>;
};
&aclk_vio1_pre_div {
rockchip,flags = <CLK_SET_RATE_PARENT_IN_ORDER>;
};
&hclk_vio_pre_div {
rockchip,flags = <CLK_SET_RATE_PARENT_IN_ORDER>;
};
&rockchip_clocks_init {
rockchip,clocks-init-parent =
<&clk_core &clk_apll>, <&aclk_cpu &clk_gpll>,
@@ -15,8 +28,7 @@
<&clk_uart2_pll &clk_gpll>, <&clk_i2s_2ch_pll &clk_gpll>,
<&clk_i2s_8ch_pll &clk_gpll>, <&clk_spdif_pll &clk_gpll>,
<&clk_vepu &clk_gpll>, <&clk_vdpu &clk_gpll>,
<&clk_hevc_core &clk_gpll>, <&aclk_vio0_pre &clk_gpll>,
<&aclk_vio1_pre &clk_gpll>, <&hclk_vio_pre &clk_gpll>,
<&clk_hevc_core &clk_gpll>,
<&sclk_lcdc0 &clk_cpll>, <&clk_gpu &clk_gpll>,
<&clk_cif_pll &clk_gpll>, <&dclk_ebc &clk_gpll>,
<&clk_emmc &clk_gpll>, <&clk_sdio &clk_gpll>,
@@ -29,4 +41,4 @@
/* sdi: 0: from io, 1: from acodec */
sdi_source = <1>;
status = "okay";
};
};